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ABSTRACT 
A new high-speed bipolar transistor structure, the ELOBJT-3, is proposed as 
a novel application of selective epitaxy technology. The new structure is greatly 
suited to high-speed ECL circuits, where Ccb, C,, and Rbx are of prime impor- 
tance. The reduction of these parasitics to their nearly theoretical minimums is 
accomplished through the use of dielectric isolation and concentric contacting. 
For extremely high speed operation, dimensions can be scaled to sub-micron size 
due to the completely self-aligned emitter-base region. 
Simulation was used to compare important device parameters of the 
ELOBJT-3 device and a comparably sized existing high speed bipolar structure. 
Results showed significant improvement in all three of the investigated parame- 
ters. Rbx, Ccb, and C, had reductions of 77, 58, and 43 percent respectively. 
These simulated values were used in a circuit simulation where ELOBJT-3 devices 
provided a 37% reduction of propagation delay. The device simulations verified 
the ELOBJT-3's significantly reduced parasitics and propensity for high speed 
operation. 
The ELOBJT-3 self-aligned pedestal structure was obtained following consid- 
erable process development. It was found that CLSEG could be grown within- an 
oxide cavity without the use of nitride. If nitride was used, a passivation tech- 
nique was developed which virtually eliminated nucleation and clogging a t  the via 
holes. A PNP configured ELOBJT-3 device with N+ doped CLSEG base contacts 
was built to establish feasibility of the self-aligned structure. Also, fully functional 
NPN devices were built in a simplified structure with current gains up to 90. 
Dislocations and defects a t  the SEG edge produced unacceptable emitter-collector 
leakage currents unless the emitter was moved away from the SEG edge. The 
xiv 
reported problems with junctions located at SEG sidewalls were avoided by mov- 
ing the junction out of the sidewall area. Finally, parasitic measurements were 
correlated with computer simulation to validate the previous comparison simula- 
tions. 
CHAPTER 1 - INTRODUCTION 
After more than t h e e  decades of use, silicon bipolar devices have established 
themselves as a mature integrated circuit (IC) technology. Having only been 
invented in 1947, the basic materials and device operation were investigated in 
the 1950's. The 1960's found many applications of bipolar devices which eventu- 
ally gave birth to the IC, where silicon bipolar transistors were successfully 
integrated on a single substrate. IC's got down to work in the 1970's as silicon 
bipolar technology became the workhorse of the semiconductor industry. But as 
times surely change, the 1980's saw bipolar move over to make room for the 
highly successful complementary metal oxide semiconductor (CMOS) devices. 
However, as the limits of speed and power are continually expanded, silicon hip* 
lar technology has again stepped back into the spotlight as the only commercially 
viable high performance technology available today for ultimate speed. In the 
1990's we'll continue to see many refinements and high performance improve- 
ments added to existing silicon bipolar devices as they attempt to maintain their 
position versus other advanced technologies. 
One of the primary reasons for bipolar's resurgence has been the market's 
recent push for faster and more versatile circuits which therefore translates to  the 
device level. As a result, silicon bipolar technology can now be found in digital, 
analog, mixed analogldigital, and high power circuits. The combination of 
CMOS and bipolar into BiCMOS should push many new circuit applications to 
the forefront. 
1.1 The Digital Bipolar Market 
Three commercially viable digital bipolar circuits are Transistor Transistor 
Logic (TTL), Emitter Coupled Logic (ECL), and Integrated Injection Logic (I~L).  
Daring the 1970'9, reasonable speed and reliable medium current operation made 
TTL the industry standard for MSI and LSI designs. Today, due to the advent of 
CMOS and advances in other logic families, TTL's medium speed and relatively 
large power usage have forced it o;t of everything but the replacement parts and 
hobb:y markets. Though I ~ L  is not frequently heard of today, it still holds its own 
niche in the digital bipolar market. I ~ L  is used where digitallanalog functions are 
required on one chip (TV applications) and power and speed are traded off for the 
lowest possible power-delay product. But unless new unseen developments occur, 
the surrounding technologies will eventually consume the I ~ L  market. Although 
ECL has possibly the highest power usage of all logic types, it is still the high- 
speedl technology of choice because of ECL's fast switching speed, low logic levels, 
and high current drive capability. Not traditionally being highly integrated, 
there have been reports of commercially available ECL logic chips with over 
100,0100 transist0rs.l Although not immediately in danger, ECL is beginning to be 
challenged by inherently faster but less mature technologies such as GaAs 
MESFET's and Silicon alloyed HBT's. 
1.2 The Analog Bipolar Market 
As the marketplace has tried to accommodate the increased need for real 
worltl interaction, a renewed interest has developed in analog circuiits. Bipolar is 
clearly head and shoulders above MOS technology for use in analog circuits again 
because of its speed, high gain, and high current driving capabilities. Newer 
applications for analog bipolar are: high switching-speed power supply controllers, 
and single chip high-speed I/O ports for MOS microprocessors, disk drives, and 
micro-stepping motors. As speeds have been continually increased, bipolar opera- 
tiona.1 amplifiers are now available for use as video and pulse amplifiers, DAC and 
ADC buffers and line drivers. An extremely interesting developme~it was the use 
of c~omplementary bipolar processes in operational amplifiers -which yielded 
band.widths greater than 400 MHz, but with a power consumptio:n of less than 
100 :mW. The last promising area of analog bipolar is smart power technology 
where very high current/voltage drive devices and control logic are :located on one 
chip to decrease total package cost. These novel applications llave provided 
renewed growth and vigor in the analog bipolar market. 
1.3 The BiCMOS Market 
Despite the success of digital bipolar and renewed growth in analog bipolar, 
BiCMOS promises to be the boom technology of the 90's. BiCMOS technology 
borrows the low power consumption/high packing density advantage of CMOS 
and the fast switching-speed/high current drive of bipolar to form a technology 
which walks the middle ground between speed and power. Recently, BiCMOS 
has been used to fabricate extremely fast access time (less than 3 ns) SRAM's and 
high frequency microprocessors (70 MHz) using similar design rules as existing 
CMOS processes. Figure 1.1 shows BiCMOS's place between ECL and CMOS in 
the digital logic field. 
1.4 A New Bipolar Market 
As the marketplace continues to demand more capability and flexibility in 
integrated circuits, advances will continue to be made to silicon bipolar  device^.^ 
Although other materials (GaAs, silicon-germanium alloys) seem to possess better 
inherent characteristics than silicon, they are for the most part unproven, imma- 
ture technologies. There are those that still believe that silicon has many more 
miles left, as well as some who believe that silicon's ease of manufacture and solid 
reliability will never be overcome. At the least, you can be sure that bipolar 
integrated circuits made in silicon material will be around for years to come. 
1.5 Scope 
This document details the development of a novel advanced silicon NPN 
bipolar transistor which will have applications to all three bipolar markets. 
Chapter 2 of this document will review the literature to detail the present state- 
of-the-art in bipolar circuits, devices, and materials technologies relevant to this 
new device. Chapter 3 will then present the new ELOBJT-3 device, and compare 
the device to existing high-speed devices using computer simulations. Chapter 4 
will detail the process development of the ELOBJT-3 device, including the vari- 
ous experimental projects leading up to the fabrication of the ELOBJT-3 device. 
Measurement and analyskt of parasitic device parameters and fully functioning 
Figur'e 1.1. Conceptual graph showing the placement of various digital circuit 
types within the delay time vs number of gates field.2 
ELOBJT-3 devices is presented in chapter 5. Finally chapter 6 will summarize 
the work performed and make recommendations for future work in Ithe area. 
1.6 References 
1. T. Inoue, Y. Mitono, M. Takase, K. Nagaya, K. Minami, and K. Miyazawa, 
"80ps 30000 Gates ECL Gate Array E-30000VH," Proceedings of the BCTM, 
p. 15, IEEE, September, 1989. 
2. Brian Santo, "BiCMOS Circuitry: the Best of Both Worlds," IEEE Spec- 
trum, vol. 26, pp. 50-53, IEEE, May, 1989. 
3. P.J. ZdebeI, "Status of Advanced High Performance Silicon Bipolar Technol- 
ogy," Techcon'88 Eztended Abstract Volume, pp. 199-203, Semiconductor 
Research Corporation, Dallas, TX, Oct. 12-14, 1988. 
CHAPTER 2 - BACKGROUND 
Although open-ended. investigation is typical of the pure science areas, 
engineering research by definition tends to be more defined and goal-oriented. 
Therefore it is important in any engineering research project undertaken to have 
a clear picture of where the state-of-the-art now stands and what direction 
advances should take. Of paramount importance to the engineer is making sure 
that there is a need or desirable application of the research to be performed. This 
chapter therefore looks at three background issues: the present state-of-the-art in 
bipolar devices, the device needs of the various circuit types available, and the 
new materials technologies which make the proposed research possible. 
2.1 Device Technology 
The large advancement made in bipolar devices during the last decade has 
greatly contributed to the resurgence of bipolar devices in the IC marketplace and 
enabled bipolar to maintain a definite speed advantage over CMOS circuits. 
Several excellent review papers have been written on the subject of high-speed 
bipolar  device^.^'^ Here we investigate three state-of-the-art bipolar device tech- 
nologies. The Super Self-Aligned Transistor (SST) device has become widely 
accepted in various forms in industry, while silicon/germanium HBT's are trying 
to establish their significant promise despite initial skepticism. Work on a novel 
polysilicon pedestal type structure is presented due to its similarity to the 
ELOBJT-3 structure. Finally, figures of merit for high-speed bipolar transistors 
are discussed. 
2.1.1 Super Self-Aligned Transistor (SST) 
In 1980, Sakai and Konaka et al. reported a new bipolar structure and fabri- 
cation proeess4?5 which drastitslly reduced device geometries and parasitics, 
thereby significantly improving device speed. The Super Self-aligned Technology 
(SST) emerged from the 1980's as the clear leader of all other proposed device 
technologies because of its clear advantages in reducing device dimensions, overall 
simplicity, and use of standard process techniques. Figure 2.1 shows one of the 
many versions of the SST design.6 
As poly Si 0 poly Si 
. : . ' .  
Figu:re 2.1. Device cross-section of the SST bipolar t ran~is tor .~  
The bipolar device shown in Figure 2.1 has an emitter area of approximately 
0.35 x 5.0 prn2 and measured device parameters as shown in Table 2.1. Through 
reductions in collector-base capacitance (Ccb), base resistance (Rb), and cut-off 
frequency (fT), non-threshold logic gate propagation delays ( rd )  of 30 ps/gate 
were obtained. 
The SST's acceptance by industry is evidenced by the many variations made 
by other groups based on the original design.'-l1 Although each group provided 
their own name for their specific device, generally the SST-type devices can be 
distinguished by several features. First, only one lithography step is used to 
define the central active region area. All other features are self-aligned to this 
Table 2.1. Measured Device Parameters of an SST with 0.35 x 5 pm2 Emitter 
Area. 
central region. The elimination of lithographic alignment by using self-alignment 
allows the devices to have extremely small spacings between base and emitter con- 
tacts, and thereby reduced overall device dimensions. Generally, the devices use 
doped polysilicon from which to diffuse the extrinsic base and intrinsic emitter 
regions, and to make contact to these single crystal base and emitter regions. A 
few representative SST-type devices are shown in cross-section in Figure 2.2. 
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Despite the SST's success, the technology has several shortcomings. The first 
problem is the lower quality of the thermally grown polysilicon oxide and depo- 
sited oxide. Increased leakage current and low reverse bias breakdown voltage 
has been reported at the emitter-base junction interface with the spacer oxide, as 
well as between the base and emitter polysilicons themselves.12 The second prob- 
lem with the SST transistor is the difficulty of controlling the exact spacer length 
during processing. This causes many problems because of the spacer length's 
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Cross-sections of SST-based bipolar transistors: (a .AT&T's Non- 2 Overlapping super self-Aligned structure (NOVA), (b) IBM's self- 
aligned lateral profile transistor,* (c) Fujitsu's Emitter-base Self- 
aligned Structure with Polysilicon Electrodes a.nd Resistors 
(ESPER)? 
effect on device performance. 
The third shortcoming is related to the inherent design of the device's base 
region. As detailed by the SST designers, base-collector capacitance CCb is the 
primary target for reduction in order to reach ultimate high speed operation. 
Regardless of the SST process achieving remarkably small geometry due to self- 
alignment (0.35 pm emitter lateral width), all SST-like designs fail to achieve a 
minimum sized base-collector junction and therefore fail to reduce the base- 
collectar capacitance to its theoretical minimum. Therefore, although the S ST is 
a remarkable achievement in device self-alignment and size reduction, it does not 
approach the theoretical limit of high-speed operation for silicon bipolar devices. 
2.1.2 Heterojunction Bipolar Transistor (HBT) 
As the performance of silicon bipolar devices has advanced, a conflicting 
requirement has been confronted. In order to further improve the device switch- 
ing speed, the base-transit time needs to be reduced primarily by shortening the 
base thickness. This however conflicts with the need to keep the base arbitrarily 
thick in order to avoid unwanted base resistance and base width modulation 
effects. It is theorized that if the base doping is increased, base thickness can be 
decreased to reduce the transit time, and yet avoid increased resistance and 
modulation effects due to the reduced thickness. This idea's flaw is that the 
added base doping causes increased back-injection of holes into the emitter from 
the base, and thereby degrades the emitter injection efficiency, increases charge 
storage in the emitter, and increases emitterlbase capacitance. A heterojunction 
can provide a bandgap discontinuity at  the emitterlbase junction to increase the 
electron injection into the base or suppress the unwanted back-injection of holes, 
and thereby counter the negative effects of increased base doping. 
Two methods of arriving a t  an emitterlbase heterojunction have been inves- 
tigated.13 One of the first methods to be investigated historically was the use of a 
wide bandgap emitter material such as Oxygen-Doped Silicon Epitaxial Films 
(OXSEF), B-Sic, and amorphous and microcrystalline silicon. These techniques 
a t  first appeared to be the most desirable due to their ease of incorporation into 
standard silicon bipolar processing routines. However, several factors such as 
high thermal requirements, large bulk and contact resistances, and poor stability 
have led to  the demise of this technique. 
The second technique is that of using a narrow bandgap alloyed material in 
the base sandwiched between homogeneous silicon material in the ennitter and col- 
lector to form a double heterojunction bipolar transistor (DHBT). In theory, the 
effect of the narrow-bandgap base material on an NPN device is to increase the 
minority carrier injection into the base from the emitter, whereas the wide- 
bandgap emitter acts to reduce the back-injection of holes from the base. 
Although both act to preserve emitter injection efficiency, the:y affect their 
changes in opposite ways.14 Initial attempts were made at fabricating the 
appropriate heterojunction Si/SiGe layers using molecular beam epitaxy (MBE). 
Due Co the inability of MBE techniques to produce low defect density, high pur- 
ity, fllexible doping, and high throughput processing, chemical vapor deposition 
(CVC)) techniques have become more popular for fabrication of the lneterojunction 
layer:;. Kamins et al. reports transistors with common-emitter current gains of 
about; 50, and fT of about 28 GHz for devices with 25 nm thick, 7x l0 '~cm-~  
doped base layers.15 Unity-gain cutoff frequencies fT can be expected in the 
50-100 GHz rangels as DHBT structures are perfected. As stated by Kamins, the 
primary limitation of frequency response was the large collector-base capacitance 
resulting from the mesa structure used in their devices. 
.Although HBT technology holds great promise for the future,, there remain 
some very important issues to be resolved. HBT's can be built i:n a variety of 
material systems, for example GaALAs/G&, Ia4lAs/InGaAs/InP, and SiGe/Si. 
Of these, SiGe/Si holds the most immediate promise because of its similarity with 
standlard silicon processing.17 However, the SiGe/Si HBT must further improve 
its process integration to obtain more advanced structures whic.h are able to 
showcase its advanced materials technology. Additionally, the major difficulty to 
be surmounted is the question of long-term material reliability of strained-layer 
SiGe alloys. 
2.1.3 Polysilicon Pedestal Bipolar Transistors 
In recognition of the need to focus on the reduction of base/collector parasi- 
tics .while maintaining the active area's size for current drive, several pedestal- 
type bipolar designs have been demonstrated. The easiest device to fabricate is 
undalubtedly the Pedestal Bipolar Transistor (PBT) of Hebert and ~ o u l s t o n . ~ *  
The PBT device cross-section in Figure 2.3 shows the extrinsic base region 
completely oxide isolated from the collector region and concentric around the 
intrinsic region located beneath the emitter. The process uses standard 
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Figure 2.3. Cross-section of the Pedestal Bipolar ~ rans i s t0 r . l~  
polysilicon processing techniques and wet etching to deposit and define the base 
polysilicon layer on top of the 0.5 pm field oxide. A rapid thermal anneal of 
1150 " C for 40 seconds in oxygen is used to recrystallize the portion of the polysil- 
icon layer overlying the substrate. The base layer is then boron doped and oxi- 
dized, and the emitter window is lithographically defined. An in-situ doped phos- 
phorus polysilicon emitter is then deposited for the final structure. 
The PBT device has two primary drawbacks. First and foremost, it is not 
self-aligned and therefore cannot be scaled to sub-micron dimensions. The lack of 
self-alignment also means the emitter opening cannot be reliably aligned to the 
base/collector junction below. Secondly, locating the intrinsic device region in 
largely polysilicon material makes for a decidedly poor operating device as evi- 
denced by the PBT's electrical results. DC gains in the forward direction did not 
exceed unity, primarily because of large base recombination currents in the 
polysilicon. However, reverse gains of up to 10 were measured with emitter/base 
(lower junction) ideality factors of 1.62. For the unique application stated in the 
paper, integrated injection logic circuits, the PBT devices were just barely 
sufficient. 
Although slightly more advanced processing is required, the pedestal-type 
structure d Liaw and Seiter showed much more promise as a high-speed bipolar 
devic.e.19 As seen in Figure 2.4, the central intrinsic device is composed of selec- 
tive epitaxy material contacted concentrically by a heavily doped layer of polysili- 
con. The process starts with the deposition bf a tri-layer stack of silicon dioxide, 
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Figu.re 2.4. Cross-section of a pedestal-type bipolar device which utilizes 
selective epitaxial growth within a trench with a sidewall polysilicon 
base contact.lg 
heavily P+ doped polysilicon, and silicon dioxide. A special multi-layer mask is 
then. used to RIE etch a vertical trench through the tri-layer stack of 
oxide/polysilicon/oxide to the substrate. Selective epitaxial growth (SEG) is then 
used, to refill the trench with single-crystal silicon material contacted on its 
sidewalls by the P+ polysilicon layer. Standard base and emitter implants are 
then used to locate the intrinsic base and emitter regions in the self-aligned pedes- 
tal. 
Contrary to the PBT device, this structure attempts to locate its intrinsic 
regions and junctions in single-crystal material, not polysilicon. However, upon 
growth of the SEG within the trench, it is impossible to avoid nucleation of 
polysilicon from the exposed P+ polysilicon a t  the sidewalls. As SEG growth con- 
tinues, the single-crystal material advancing from the substrate merges with the 
polysilicon growth from the sidewall forming highly defective material at least 
within approximately 0.3-0.4 pm of the sidewall edge. As stated by the 
researchers, these defects may be the limiting factor of the design in that they 
caused low emitterlbase breakdowns and high emitterlbase recombination 
currents as well as emitter/collector diffusion pipes. Although this pedestal-type 
structure seemed to hold great promise, the defects inherent in its fabrication pro- 
cess have precluded any further investigation. 
2.1.4 Figure of Merit for High-Speed Transistors 
A figure of merit (FOM) is a variable whose value is a numerical indicator of 
the quality or merit of a specific device or process. In this context, we seek an 
FOM which indicates a bipolar device's propensity for effecting high-speed opera- 
tion within a circuit. For years, the IC industry has been advancing the state-of- 
the-art in bipolar devices and reporting their results in terms of two specific 
FOM's, the unity-gain cutoff frequency, fT, and the maximum frequency of opera- 
tion, f,. Although in the past fT and f, have been decent indicators of even- 
tual circuit speed, a t  today's geometries and parasitic values these figures of merit 
are becoming less and less accurate at  indicating the high-speed potential of bipo- 
lar devices. However, because of their extensive use in the literature, they will be 
covered here. Newer, more accurate FOM's will be detailed in later sections 
because they pertain to specific circuit topologies. 
The magnitude of the unity-gain cutoff frequency, fT, is defined as the fre- 
quency a t  which the common emitter forward current gain, ht,, is reduced to 
unity. The cutoff frequency can easily be related to the physical structure of the 
device through the equation, 
where r, is the delay time encountered by the carriers as they flow from emitter 
to collector.20 The delay time can be divided into four ~najor delays, each 
representing a separate effect, 
The first term (re) represents the time needed to charge the emitter depletion 
region and can be thought of as a simple RC time constant where kT/qIE = RE. 
The second term in the delay expression (rb) is the base layer charging time and 
accounts for the minority carrier diffusion across the base with a uniform doping. 
The third term (7,) accounts for the continuation of the carrier motion as the car- 
riers are quickly accelerated across the collector-base depletion region. It is 
assunled that the depletion layer electric field will be sufficient to supply 
saturated velocity (v,) to the carriers in this region. The last term (7,') expresses 
the final charging time, that of the collector region. The four charging time 
delays represent sequential events as the carriers move from emittler to collector, 
and together represent the total delay of carrier motion in the bipolar device. 
.As is evident from the many device parameters present in the delay expres- 
sion, there are many ways to reduce the overall delay time and thereby increase 
the transistor's high frequency operation limit. However, most of the simple 
parameter improvements suggested by equation 2.2 have long since been made. 
What remains are a mixture of conflicting requirements, fundamental limits, and 
changes requiring significant effort or innovation. For examplte, the emitter 
current (IE) can be increased in order to decrease emitter depletion charging time, 
but this drives up power consumption and eventually encounters large current 
density effects. Similarly, although the collector-base depletion thickness (Xc) 
can be reduced, a conflicting effect is to increase the collector-base capacitance 
(Ccb'). 
The maximum frequency of operation, f,,,, is defined as th,e frequency of 
operation where the unilateral power gain reduces to one.21 f,, Ciln be related to 
the cutoff frequency through, 
where Rb is the total base resistance. Equation 2.3, however, was derived before 
the advent of the integrated circuit. In the late 19501s, it was applied to discrete 
bipolar devices which were inserted in special optimizing networks. Normally, 
both the output and input to the device were neutralized with appropriate com- 
plex networks, the load was impedance matched to the output, and the circuit 
operated at one single optimum frequency. This is obviously not the case in 
eithler analog or digital integrated circuits today. In addition, Equation 2.3 is not 
gent:rally valid, but limited to a range of Rb CCb values, such that it does not hold 
for ;arbitrarily small Rb or Ccb. It therefore becomes obvious that these figures of 
merit, although reported extensively in the literature, are not suitable for guiding 
us in the area of device design in today's technology. 
2.2 Circuit Considerations 
Although there exists great emphasis on making faster and faster bipolar 
devices, this work is derived from the market's desire for faster integrated circuit 
speed. Therefore, all device improvements should be judged by their ability to 
increase the operating speed of the circuit in which they are used. This chapter 
attempts to look past the specific advances made by present state-of-the-art dev- 
ices (Section 2.1), in order to see what device requirements are made by today's 
advanced circuits. Section 2.2.1 reveals the needs of the fastest silicon-based digi- 
tal circuit type, emitter coupled logic (ECL). Section 2.2.2 looks a t  the require- 
ments of I ~ L ,  the bipolar circuit type with the best speed/power combination. 
Finally, the area of analog bipolar circuits is considered to see what device 
improvements are needed. 
2.2.1 Emitter Coupled Logic (ECL) 
Emitter coupled logic derives its name from the way that the emitters in the 
central current switch are tied together or coupled to form essentially an analog 
differential amplifier as seen in Figure 2.5. In reality, ECL is an analog circuit 
used in a digital application. This differential amplifier or emitter coupled pair is 
a non-saturating current switch because during normal switching operation of the 
circuit neither transistor is allowed to enter the saturation mode of operation. 
The saturation mode for a bipolar transistor is defined as forward biasing both 
emitter-base and collector-base junctions. The undesirable feature of saturation 
mode is that both junctions of the transistor are heavily filled (saturated) with 
minority carriers. In order to turn-off, a longer period of time is needed for these 
carriers to leave, thus slowing down switching operation. Thus, the ECL circuit 
type is based on non-saturating operation. 
As seen in Figure 2.5, the basic circuit is comprised of the two transistor 
emitter coupled pair, a generic constant current source connected to the emitter 
pair node, collector resistors connecting the transistors to the positive voltage sup- 
ply, emitter foHowers for level-shifting the output, and a generic voltage reference 
Figu:re 2.5. Basic ECL inverter circuit configuration. Voltage reference network 
is not shown. 
circuit. Operation of the circuit is as follows. The current source demands a con- 
stant current from the emitter node, but does not care from which transistor (or 
both) it flows. A constant voltage reference Vref is applied to the base lead of the 
reference transistor Q2. If the input signal applied to the base of transistor Q1 is 
more than a few tenths of a volt greater than Vref, due to the differential 
amplification, transistor Q1 turns on and the majority of the current flows 
through the left side of the emitter coupled pair. Likewise, if the input voltage is 
less than a few tenths below Vref, the majority of the current flows through the 
reference side and the input side turns off. As the opposite sides of the differential 
pair turn on/off, the collector node voltages move from Vcc (off) to Vcc - RccIEE. 
' An extremely rigorous analysis by Ghannam et al. has produced general 
analytical expressions for the propagation delay of an ECL circuit.22 Their model 
is applicable a t  low-level injection, unity fan-in/fan-out, and includes delays 
related to the transit time, load, and junction capacitances. However, these 
expressions are so general and complex as to be of little use in determining 
requirements for bipolar devices. Several less general analyses have been reported 
which are more easily interpreted. 
Chor et al.23 performed simulations of ECL circuits employing polysilicon 
emitter devices. In their analysis, Chor et al. stated the inability of an analytical 
expression, such as Equation (2.2), to accurately indicate a bipolar device's perfor- 
mance in a digital circuit. Therefore, they formulated an approximate expression 
for ECL delay time using a linear combination of the time constants of the cir- 
cuit, where each time constant is multiplied by a unique weighting factor. For 
the ECL gate depicted in Figure 2.5, the delay expression is given by 
where Ki and Kj are the weighting factors for the charging and delay terms, 
-.- 
respectively. A total of 38 terms in the sum were used to approximate the delays 
in the ECL circuit. A sensitivity analysis was then used to  determine constant 
values for the weighting factors over specific ranges of allowed device parameter 
values. After determining the form of the total expression, SPICE simulations 
were run as a comparison to validate Equation (2.4). 
Experimentally, a set of non-optimized 6 x 6 polysilicon emitter bipolar 
transistors were fabricated and tested for device parameters. These measured 
parameters were then used in Equation (2.4) to investigate the size of the contri- 
bution from each of the sums as listed in Table 2.2. From Table 2.:2, the relative 
importance of each of the terms can easily be seen with the RbxCcbx and the 
RLCcbx terms dominating the total time delay. 
Table 2.3 shows four of the prominent device parameters and the sum of the 
percentage of total delay for the components in which they appear. The 
impel-tance of these four device parameters in determining the overall delay time 
and therefore maximum operating frequency of the circuit is evident. However, 
the iimportance of a specific device parameter is not determined solely by its 
value, but also by its value relative to other parameters of the device, and how 
the device is being used in a circuit. 
.4 further investigation of analytical ECL delay expressions vias performed 
by Mren using measured device data from 0.5 pm self-aligned transistors 
in ~o~njunction with SPICE simulations. Numerous sensitivity analysis simula- 
tions were run to determine the appropriate weighting factors (the K values of 
Equa,tion 2.4) for his sum of time constants expression. Once determined, the 
weighting factors produced an analytical expression that matched the .SPICE 
simu~lations to within 5% over large variances in device paramete:r values. The 
analytical expression obtained for a state-of-the-art 0.5 pm silicon device was 
This expression is extremely useful due to its very simple linear, yet accurate con- 
nection of measurable device parameters to actual circuit propagation speed. 
Stork actually attempted to directly, analytically relate the ga,te delay of an 
ECL circuit to measurable device parameters.25 He used a circuit topology identi- 
cal to Figure 2.5, and assumed a voltage swing of Vs volts, and constant current 
source of Is amps. He then proceeded to split the transistor delay characteristics 
into two fundamental terms, TB the intrinsic bipolar device delay, and Tc the 
combination of the delay produced by the parasitics and the load. The collector 
and base were decoupled using the miller effect relationship, 
C c b ~  = (1 + I A V  1 )  ~ c b .  (2.6) 
Sincle the effective voltage gain (A, I of a logic gate is 1, CcbM = 2Ccb. This is 
then added to the Ccb of the emitter follower and the C,, of QIL, the collector 
Table 2.2. Components of Propagation Delay for 6 x 6 pm2 Polysilicon 















































































Table 2.3. Sum of Percentage Delay Components from Table 2.3 in Which 
Device Parameter Appears. Derived from Chor et a1.2S 
I Device Parameter 1 % of Total Delay / 
resistance added, and the final parasitic charging term is, 
TC = Rc(3Ccb + Ccs) 
The total current switch delay expression is then, 
where TF is the forward transit time of the device, Rb = Rbi +Rbx is the total base 
resistance of the device, Rc = Rci+Rc,+RCc is the sum of the device and circuit 
collector resistances, and Ccb and C, are the collector-base ;and collector- 
substrate capacitances respectively of the device. The relationshiip between fT 
and TF is expressed as 
At the current density of maximum fT, the second and third terrns of equation 
2.9 are negligible and TF can be approximated as 
Equation 2.8 is valid for state-of-the-art bipolar devices and ECL circuits where 
TB and Tc are within a factor of 3 of each other, which is the case for most 
current devices. T, is an excellent figure of merit for bipolar devices to be used 
in ECL circuits because it shows the direct relationship of ci~:cuit speed to 
measurable device parameters, namely Ccb, Rb, and Ccs. 
It now seems appropriate to return to the subject of fT as a figure of merit 
for high-speed bipolar devices. In the past, the use of fT was warranted due to 
the intrinsic device's relatively slow speed. However, over the years as the intrin- 
sic device doping profile has been all but perfected, the transit time TF of the for- 
ward carriers in the intrinsic device has become a much smaller portion of the 
switching time of today's state-of-the-art bipolar device. fT will still be used in 
the future for reprting basic improvements in forward transit time, for example 
in advanced silicon/germanium heterojunction devices. 
Chuang et al. 26 investigated the ability of high-fT transistors to effect 
increased circuit speed in standard ECL bipolar circuits. They used SPICE cir- 
cuit simulations to compare the propagation delay of ECL circuits employing two 
distinct bipolar models. The models were based upon identically sized devices 
fabricated with their silicon homo-junction process and their silicon/germanium 
heterojunction process. The two devices had fT's of 48 and 70 GHz respectively. 
Results of their simulations showed that the higher fT device, 70 versus 48 
GHz, produced a speed improvement of 19.4% (unloaded) and 10.1% (loaded) at  
a maximum power of 3.0 mW/gate. At a more reasonable power of 0.5 
mW/gate, the improvement was 6.7% (unloaded) and 2.5% (loaded). As 
explained by the researchers, this relatively small improvement was due to the 
fact that "the base transit time contributes to only about 113 of the unloaded 
delay a t  maximum speed, and even less at  low power (where device parasitics 
dominate)." 
2.2.2 Integrated Injection Logic (12L) 
Two teams of researchers in the early 1970's were independently responsible 
for inventing merged transistor logic, also known as integrated injection logic 12L. 
This digital circuit type was bipolar's answer to MOS IC's in the early days of 
LSI. Eventually, the significant advances and levels of integration of MOS and 
CMOS were to overcome I ~ L .  Ho*ever, for cettain mixed analogldigital func- 
tions, I ~ L  is still employed today. 
Figure 2.6 shows a standard I ~ L  digital gate circuit and typical device cross- 
section using standard junction-isolated, double-diffused bipolar technology.27 
The lateral PNP transistor is called the injector and provides carriers to the base 
tr* substrate 1 - - 
Figure 2.6. Standard I ~ L  digital gate: (a) circuit diagram, (b) device cross- 
se~tion.~'  
region of the NPN switching transistor. When the input A is high (VDc), the 
current I, is into the base of the NPN, and all the NPN collectors are pulled low 
(near ground potential). Alternately, when the input A is low (the input is being 
fed by a previous gate's collector which is pulled low), the current I, goes to sup- 
ply the previous gate's collector. The advantage of the 12L circuit is that it 
merges n and p regions from the NPN and PNP transistors for significant space 
savings as  seen in the device cross-section of Figure 2.6(b). Additionally, 12L has 
great flexibility in logic design due to its multiple collector feature, and the ability 
to tie multiple buried emitters together with a single buried layer reduces the 
amount of chip metallization needed. It also uses virtually no gate level resistors. 
The serious drawback which held 12L back was the fabrication technology 
available at  the time. Large alignment tolerances and lithography resolution 
made all areas of the devices large, especially the buried emitter regions. Because 
12L circuits use the transistor in the saturation mode when an output is pulled 
low, the large, lightly doped, buried emitter areas saturate with charge and take 
relatively long periods of time to turn off. This charge storage phenomenon acts 
to give 12L circuits relatively slow switching response, e.g. in the 10 to 100 MHz 
range. 12L frequency response could be significantly improved if the buried 
emitter region could be reduced in size to include only the intrinsic device region. 
Further, I ~ L  circuit speeds suffer because of low reverse current gains (P = 5-10) 
due to the non-optimized upside-down doping profiles. Circuit speeds could be 
improved if doping profiles were changed to provide more normal current gains 
for the NPN devices. 
An example of an advanced bipolar structure applied to 12L circuits is the 
SIdewall Contacted Structure ( S I C O S ) ~ ~  shown in Figure 2.7. Nakamura et al. 
reported fabrication of 12L circuits employing SICOS bipolar transistors with 3 x 
3 pm2 collectors regions. The structures produced a minimum gate delay of 290 
~ s / g a t e  and power delay products of 15 fJ/gate a t  low injector current levels for 
ring oscillators with fanouts of one. This power delay product is more than two 
orders of magnitude better than that realized by the junction-isolated structures 
of Figure 2.6(b). The SICOS technology did not make the transition to the com- 
mercial market because of fabrication difficulties. However, it is still an excellent 
example of the merit of 12L circuits given an advanced BJT device structure. 
poly sr 
Figure 2.7. Cross-sectional device structure of SIdewall Contacted Structure 
(SICOS) bipolar transistor used in I ~ L  circuits.28 
2.2.3 Analog-Amplifiers 
The last type of circuit to be considered is analog bipolar. Although there 
has been a great proliferation of digital circuits due to the compute:r revolution, it 
is still a decidedly analog world. Most analog circuit types can be generalized to 
the multi-stage amplifier design as seen in Figure 2.8. Simmons an.d Taylor used 
the circuit of Figure 2.8 to develop a new figure of merit for bipole~r devices used 
in general analog circuits.21 The unity power transfer ratio frequency, W ~ T ,  is 
defined as the frequency where the ratio of power out of an e~mplifier stage 
divided by the power into the stage is reduced to one. This frequency is of pri- 
mary importance because it is the maximum frequency where a srnall signal can 
be propagated through a multi-stage circuit without reduction of overall power. 
Initially, the analysis was completely general and yielded some extremely 
large expressions for w p ~ .  The authors then chose to use certa~in simplifying 
assuinptions in order to pare down the equations to more simple lexpressions for 
interpretation. Unfortunately, the assumptions used were: CL is much larger 
than all other capacitances, Re is negligible, Cbe is much less than Ccb, and C, is 
ignored. These assumptions are not generally valid for the current or future 
state-of-the-art bipolar devices and circuits. 
However, their results did reveal some interesting facts regarding analog 
bipolar circuits. First, the number of occurrences of the parameters Ccb, Rbx, and 
Figure 2.8. Generalized multi-stage common-emitter amplifier model used for 
determining a new figure of merit for a bipolar device in an analog 
circuit.21 
C, in their general w p ~  expression was enough to suggest these parameters' 
importance in determining the bipolar device's high-frequency response. Second, 
a t  large DC operating currents, a reduction of Rbx to the tens of ohms range has 
a sigilificant effect on the unity power transfer ratio frequency ( 3 p ~ .  Finally, 
under no circumstances will the unity power transfer ratio frequenc:~ w p ~  exceed 
the unity gain cutoff frequency wy. 
2.3 Materials Technology 
Recent advances in silicon materials processing have opened. the door to 
many new devices and structures. This section briefly reviews work: reported pri- 
marily in the 1980's of selective, lateral, and confined lateral epitaxial growth. 
Although there is a relative abundance of growth characterization in the litera- 
ture, reports of electrical characterization of the new materials is not abundant. 
Empyhasis will be placed on electrical characterization because of its importance to 
building devices in the material. 
2.3.1 Silicon Selective Epitaxial Growth (SEG) 
Selective epitaxial growth (SEG) of silicon, first reported in the 1 9 6 0 ' s ~ ~ ~  was 
a natural extension of the full wafer epitaxial technology being developed a t  that 
time.. As seen in Figure 2.9(a), the SEG process starts with the patterning of a 
seed hole in the masking oxide to expose the silicon substrate surface. The wafer 
is then subjected to an epitaxial growth sequence where it is hoped that silicon 
epitaxy will selectively nucleate and grow inside the seed window, but will not 
grow. on the masking oxide surface. Results of SEG growths using SiC14 as the 
silicon source, at atmospheric pressure, and without the addition of HC1 to 
prev'ent nucleation were poor.30 The prevention of silicon nucleatio~l on the mask- 
ing r;urface, as well as maintaining even growth across the masking window, was 
difficult. 
However, the 1970's brought continued development in selective epitaxy. 
Corr~parison studies were made between growth methods using various reactor gas 
combinations such as S iH4F2 ,  SiH4/Ar, and sic14/112 /HcL31 The SiC14F2 D C l  
composition, with controlled amounts of added HCl to prevent silicon nucleation 
on tohe masking oxide, emerged as the best overall arrangement for producing 
Final SEG Growth 
Substrate ' init ial  SEG Growth 
Final EL0 Growth 
In i t ia l  SEG Growth 
Figure 2.9. Two major selective epitaxy technologies: Selective Epitaxial 
Growth (SEG) of silicon terminates as the surface reaches the 
masking layer surface, (b) Epitaxial Lateral Overgrowth (ELO) 
allows the silicon material to grow out laterally over the masking 
surface. 
selective, uniform growth surfaces. The SiC14/H2/HC1 gas composition was con- 
sidera~bly less sensitive to variations in reactant concentrations and growth tem- 
peratures across the wafer than the other two systems. 
Significant breakthroughs in SEG technology finally arrived with the use of 
reduced pressures (<200 Torr), reduced temperatures (<I000 O C), and dichlorosi- 
lane in the source gas composition (SiH2 C12/H2 /HCl) as reported by Tanno et al. 
in 1 9 8 2 . ~ ~  The reduced pressures and temperatures resulted in: a) improved SEG 
surfa4ee planarity and morphology, b) improved selectivity, c) apparent reduction 
in SEG/sidewall interface defects, d) decreased temperature vari;~bility, and e) 
decreased undercutting of the masking material. 
:in the area of electrical material quality, there are many varied reports of 
junct'ion diodes, and both MOS and bipolar transistors fabricated; in bulk SEG 
material. The best controlled and most detailed analysis included results of 
identical bipolar devices fabricated in substrate, single layer SEG and double 
layer SEG materials.33 With diode ideality factors ( q  2 1.0) and peak current 
gains (p  445-480) identical for devices in all three materials, the results demon- 
stratled the excellent device quality of the bulk SEG material. 
However, one of the major issues that developed over the use of SEG for dev- 
ice fabrication is the material quality at the sidewall SEG/oxide interface. Large 
reverse leakage currents and low reverse breakdown voltages have been reported 
for cliode junctions which intersect the sidewall SEG/oxide interface inside the 
seed hole.34,35 Klaasen reported development of a special device based upon a 
planar gate controlled diode, the sidewall gate controlled diode ( s G c D ) , ~ ~  for 
investigation of the nature of the electrical defects near the sidewall SEG/oxide 
interface. Carrier lifetimes were estimated at 20 ns near the sidewall in the SEG. 
This value is over 3 orders of magnitude lower than the bulk SEG lifetime of 100 
ps as measured using standard planar gate controlled diodes. SlGCD I-V plots 
indicated that the defects were located in the bulk near the SEG/oxide interface, 
but are not bonding defects a t  the interface. Sufficient tests to indicate whether 
the number of defects could be decreased were not definitive. 
Generally, it is known that growth temperatures below 1001D' C and pres- 
sures below 200 Torr with the gas combination of s ' ~ H ~ c ~ ~ / H ~ / H c ~  produ e the 
best combination of growth rate, selectivity, surface morphology, and growth uni- 
formity. Already SEG is finding its way into commercial use as a device isolation 
scheme to replace the standard LOCOS process,35~37-39 as an aid to building 
VLSI S R A M ' s , ~ ~  as a technique for realizing self-aligned, thin base regioq41 and 
as a way to reduce lateral autodoping of buried layers.42 
2.3.2 EL0  Development 
Beyond lateral device isolation, researchers have been attempting to form 
fully isolated SO1 (Silicon On Insulator) layers with appropriate quality in which 
to build VLSI devices and circuits. Conventional dielectric isolation, laser and 
strip heater recrystallization of polysilicon, and various other methods have all 
failed to provide thin, low defect density, large area, SO1 layers a t  reasonable 
costs. 
Epitaxial Lateral Overgrowth (ELO), developed directly from SEG technol- 
ogy, is an alternative technique for obtaining SO1 films and inter-device isolation. 
E L 0  growth, similar to SEG growth, starts with a single crystal substrate with a 
patterned layer of masking material, usually SiOz. The wafer is then placed in a 
CVD epitaxial reactor for growth in the same manner as SEG. However, instead 
of terminating growth when the SEG surface is level with the masking surface, 
the silicon is allowed to continue to grow laterally over the surface of the oxide as 
seen in Figure 2.9(b). E L 0  experiences the same intrinsic growth difficulties as 
SEG, the nucleation of polysilicon on the masking oxide, and the formation of 
defects and subsequent decrease in material quality. For these reasons, to obtain 
reasonable quality E L 0  material, low pressures and temperatures, as well as the 
addition of HCl to the gas flow is necessary. Optimization of the growth process 
has produced single crystal E L 0  material with low defect density and smooth, 
mirror-like surfaces. 
The aspect ratio is an expression which relates the amount of lateral growth 
across the mask surface (from the edge of the seed window) to the amount of 
vertical growth (above the mask surface). High quality E L 0  films have only been 
grown with aspect ratios very near 1:l. That is, for every 10 pm of lateral over- 
growth, there will also occur approximately 10 pm of vertical growth above the 
masking surface. Therefore, although theoretically an E L 0  layer could be grown 
across an entire wafer, it is the approximate 1:l aspect ratio and the practical 
limit on vertical growth which restricts the amount of E L 0  which can be grown 
lzterallp. The 1:l aspect ratio af E L 0  growth is therefore a serious restriction to 
the use of E L 0  by itself in forming large area, thin SO1 layers for VLSI device 
fabrication. 
One device which would potentially use EL0  growth is the proposed ELO- 
bipo1a.r junction transistor (ELOBJT) .~~ However, in order to be feasible, a suit- 
able glanarization technique for reducing the as grown E L 0  height must be 
developed. Two general methods of planarization have been investigated for 
obtaining such thin E L 0  layers. One method involves the use of thick pho- 
tnresi:sts and damaging reactive ion and chemical etching and lias difficulties 
retaining the thickness uniformity and quality of the EL0  surface.44 The second 
method, chemical-mechanical polishing (CMI?), has traditionally for full wafer 
planarization been an expensive, time-consuming process which also has 
difficlilties with surface thickness uniformity. However, due to recent advances in 
polishing slurries and the use of local area etch stops, CMP has shown increased 
feasibility for use on large area VLSI wafers. 
CMP's renewed growth is due to its recognition as a key technology for the 
realization of scaled, high-density VLSI circuits. Specifically, CMP has been util- 
ized For shallow trench isolation in a 16 Mbit dynamic random access memory 
  DRAM).^^ Beyond isolation schemes, CMP has been applied to EL0  growths 
from small seed windows in order to fabricate ultra-thin local silicon on insulator 
(SOI)l material.46 Shahidi et al. 47 reports the fabrication of 0.1 pm thick planar- 
ized SO1 regions in up to 10 pm widths with thickness control of 110 nm or better 
over several square centimeters. The fabrication process can be seen in Figure 
2.10 where E L 0  material is grown out of two adjacent seed holes and allowed to 
merge over an oxide surface. CMI? is then used with an appropriate etch stop 
material (oxide) to remove the vertical height of the as-grown EL0  silicon and 
obtain a smooth planar surface whose thickness is controlled by tlne thickness of 
the etch stop layer. CMOS devices were then fabricated in the material and 
showed device characteristics identical to substrate devices. 
One area of investigation which EL0  shares with SEG, is the material qual- 
ity a t  the oxide interface. As the E L 0  material grows laterally across the mask- 
ing oxide, junctions intersecting the lateral ELO/oxide interface will probably 
exhibit similar increases in leakage current as junctions at  the vertical SEG/oxide 
interface. Recent results of a capacitance-voltage analysis from th.e growth of an 
EL0  layer over an oxidized polysilicon gate, indicate that the surface state 
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Figure 2.10. Fabrication sequence for obtaining SO1 using epitaxial lateral 
overgrowth and chemical mechanical polishing.47 
density a t  the ELO/poly-oxide interface is on the order of 1011 cm-2 ev-l near 
midgap.48 This value compares favorably with surface state densities of thermally 
oxidized silicon surfaces without postoxidation or post-metallization annealing. 
2.3.3 Confined Lateral SEG (CLSEG) 
Due to  the difficulty of obtaining large area, thin SO1 layers with E L 0  tech- 
nology, a novel technique called confined lateral selective epitaxial growth 
(CLSEG) has been The process starts similar to SEG with the open- 
ing of a seed window in a thick masking layer and re-oxidation of a thin oxide 
within the seed window. A sacrificial layer of a-silicon is then deposited and 
defined over the seed window, and a thin thermal oxide grown on the surface of 
the a-Si which recrystallizes into fine grained polysilicon. Finally, a nitride layer 
is deposited for mechanical support as shown in Figure 2.11(a). Next, the via 
holes are opened to  the polysilicon layer, and a selective, isotropic etch is used to 
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Figu.re 2.11. CLSEG process sequence: (a) definition of CLSEG cavity, (b) via 
hole and cavity etch, (c) growth of CLSEG horizontally within the 
cavity. 
thin protective oxide from the seed surface within the cavity as seen in Figure 
Z.ll(b). Finally, a standard selective epitaxy step produces SEG growth within 
the cavity nucleating on the seed surface and proceeding toward the via hole as 
shown in Figure 2.11(c). The bottom oxide layer was 133 nm, the top masking 
layer was 210 nm, and the CLSEG was approximately 900 nm thick, 8 pm wide, 
and 500 pm long. 
Schubert fabricated junction diodes, p-channel MOSFETs, and bipolar NPN 
transiiebm in two different materials, CLSEG and large area SEG in order to  
determine the quality of the CLSEG material. The P I N  diodes fabricated in both 
materials showed junction ideality factors of 1.05 or less, and virtually identical 
reverse leakage currents. In addition, the hole mobilities calculated from the p- 
cm2 
channel MOSFETs were roughly equal in the range p, e245-282 
V-sec ' 
Finally, vertical bipolar devices fabricated in the CLSEG 50 showed maximum 
current gains of 400 and junction ideality factors of less than 1.08. These results 
indicate that  CLSEG material is of excellent device quality relative to large area 
SEG material whose quality was previously e ~ t a b l i s h e d . ~ ~  
Although CLSEG material seems to show great promise for SO1 integrated 
circuits, work is also steadily advancing on ELO/CMP techniques. Time will only 
tell which technique will prevail. However, it is possible that both will survive 
due to  their respective advantages for use in varying applications. 
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CHAPTER 3 - PROPOSED ELOBJT-3 DEVICE 
Having expbred the present level of state-of-the-art bipolar circuits, devices, 
and materials in chapter two, this chapter will present a new structure for a bipo- 
lar transistor, the proposed ELOBJT-3 device. The first half of the chapter details 
the proposed structure and fabrication sequence of the ELOBJT-3. The second 
half compares the device to an existing high-speed benchmark device (SST) using 
computer simulations of device parameters and circuit propagation delays. 
3.1 Discussion of ELOBJT-3 Device 
3.1.1 Structure 
From the results of earlier propagation delay simulation studiesll the advan- 
tages and disadvantages of the originally proposed ELOB JT-1 were analyzed. 
The primary advantage of the ELOBJT-1 device was its self-isolation and reduc- 
tion of device parasitics. However, a major disadvantage was the absence of a 
viable technique for planarizing the two SEG/ELO growths required in the 
ELOBJT-1 fabrication, as well as its lack of self-alignment. Consequently, the 
ELOBJT-3 as illustrated in Figure 3.1 has been designed to retain and improve 
upon the advantages, yet overcome the disadvantages of the original design. 
The ELOBJT-3 device overcomes the planarization problem of the 
ELOBJT-1 through use of Confined Lateral growth of SEG (CLSEG). The 
ELOBJT-3 as seen in Figure 3.1, is highly suited to high speed digital ECL 
(Emitter Coupled Logic) circuits, where reduction of collector-base capacitance 
CCb is of prime importance. A doped CLSEG step is used for extrinsic base con- 
tacting, and a large area, SEG grown buried layer is used to simplify the process. 
In a circuit where a minimum collector to substrate capacitance is desired, the 
structure of Figure 3.1 could be modified to have dual opposing CLSEG contacts, 
one for extrinsic colledor (to obviate the need for a buried layer) and one for 
P Substrate 
Figure 3.1. Cross-sectional device structure of the proposed EL0:BJT-3 bipolar 
transistor. 
extriinsic base. 
The reduction of the Ccb, Ccs, and Rbx parasitics to their nearly theoretical 
minilmums is accomplished through the use of dielectric isolation, concentric con- 
tacting, and lower resistivity single-crystalline material. The col1ec:tor-base junc- 
tion is confined to the intrinsic device area by dielectrically isolating the extrinsic 
base from the extrinsic collector with a relatively thick Si02 layer. As opposed to 
most advanced bipolar designs, the ELOBJT-3's extrinsic base contacts are made 
of highly doped (in situ grown) single crystal silicon material that completely sur- 
round the intrinsic device area. The lower resistivity of single cryst,al silicon com- 
pare'd to similarly doped polysilicon, 3 9 4  combined with concentric contacting, 
helps to  significantly reduce the extrinsic base resistance. 
The newly proposed ELOB JT-3 device contains many other advantages. 
Firsl; and foremost, for extremely high speed operation, the ELOBJT-3 can easily 
be scaled to sub-micron dimensions due to the completely self-al.igned emitter- 
base and base/collector regions. Because the collector-base ju~~ct ion  area is 
approximately the same as the emitter-base junction area, the device is expected 
to have excellent forward/reverse operation characteristics, which are particularly 
useful for advanced I ~ L  circuits. Also, because the collector region of the 
ELOBJT-3 device is located entirely out of the substrate, device to device isola- 
tion is greatly improved without the need for complicated trench isolation tech- 
niques. As opposeil to the original ELOBJT-1 structure, the new device has a 
relatively planar topology which is important for today's fine line lithographic 
processes. Finally, the device technology is extremely flexible and potentially 
applicable to BiCMOS structures. 
3.1.2 Fabrication Process 
A proposed process sequence for the ELOBJT-3 device can be seen in Figures 
3.2 and 3.3. The process begins with a thick thermal field oxide into which a 
large SEG seed window is etched down to the P substrate. SEG is grown from 
the seed interface, first lightly N doped, then switching to in situ N+ doping as 
seen in Figure 3.2(a). It is believed that with proper growth optimization and 
seed hole alignment that faceting of the SEG can be minimized to an acceptable 
level. Growing the SEG only partially to the surface of the masking layer, the 
wafer is thermally oxidized as seen in Figure 3.2(b) to leave an approximately 
planar oxide surface. 
In Figure 3.2(c), an amorphous silicon layer is deposited and patterned over 
one side of the underlying SEG structure, followed by a thermal oxidation to 
form the top cavity oxide and to recrystallize the amorphous material into fine 
grained polysilicon. The deposited a-Si therefore controls the exact thickness and 
area of the extrinsic base contact. Finally, a blanket LPCVD nitride is applied to 
render structural support to the top cavity oxide when the sacrificial polysilicon 
layer is removed. In figure 3.3(a), an anisotropic RIE etch is used to cut the cen- 
tral SEG seed hole through the nitride, both oxides, and the polysilicon layer. At 
the same time an isotropic RIE or perhaps a selective wet etch is used to clear-out 
most of the CLSEG cavity layer. Next, a standard N doped SEG is grown by 
seeding on the N+ SEG at  the bottom of the seed hole. As seen in Figure 3.3(b), 
the SEG begins to grow laterally into the cleared CLSEG cavities, but is eventu- 
ally halted as its growth seals the path of reactants into the cavity areas. A thin 
thermal oxidation or plasma deposited oxide caps the central SEG region to 
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Figure 3.2. Proposed ELOBJT-3 process sequence: (a) initial growth of N-/N+ 
SEG, (b) thermal oxidation to produce planar oxide surface, (c) 
deposit and pattern polysilicon cavity layer, oxidiz'e to form top 
cavity layer, and deposit LPCVD nitride. 
CLSEG cavit ies l e f t  open SEG Growth from Seed Hole 
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Figure 3.3. Continued proposed ELOBJT-3 process sequence: (a) etch seed 
window and CLSEG cavities, grow central SEG, and cap with thin 
thermal oxidation, (b) etch vias to cavity layer and grow P+ in situ 
doped CLSEG from sides of central SEG, (c) blanket implant 
intrinsic base, form sidewall spacer for N+ emitter implant, 
followed by emitterlbase implant drive, etch contacts, and deposit 
and define metal for final structure. 
Figure 3.3(c) illustrates the base via holes etched using R E  to completely 
clear-out whatever CLSEG cavity material is left from the previous RIE etch. 
After wet etching the thin oxide present on the SEG seed inside thfe cavity, P+ in 
situ doped CLSEG nucleates on the central SEG sidewall, and grows laterally, 
then vertically to fill the base via holes. In Figure 3.3(c), a blanket P-type Boron 
implant forms the intrinsic base region, followed by a thin conformal plasma 
oxide deposition and RIE etch to form the emitter sidewall spacer. The spacer 
and a non-critically aligned photoresist layer are then used to mask the SEG 
sidewall and the base contacts respectively from the blanket N+ emitter implant. 
A short thermal oxidation is used to drive and activate the base and emitter 
imp1,ants. Finally, the base and collector contacts are defined and etched, the 
thin emitter oxide is quickly removed, and metal is deposited and defined for the 
final structure of Figure 3.3(c). 
The process includes three epitaxy steps and seven 1ithograph:y steps through 
meta~llization. In terms of alignment, the structure has both self-aligned 
base/emitter and base/collector regions. The sub-collector is not self-aligned on 
the device shown in Figures 3.1 and 3.2, but would be self-aligned upon addition 
of an extra N+ CLSEG layer for the collector contact. All lithographic steps, 
excluding the trench definition, are non-minimum resolution and. most are non- 
critical contact alignments. Mis-alignment of the central SEG seed window to the 
CLSEG cavity layer will simply produce uneven CLSEG growths emerging from 
the base via holes. This should not be a problem since metal c:ontact to these 
growths is non-critical and could even be made somewhere before the CLSEG 
emerges from the vias. The ELOBJT-3 structure could easily include a polysili- 
con emitter without any additional lithography steps by using the emitter 
imp1,ant mask to define a polysilicon emitter. Finally, the entire process uses 
largely standard IC processing equipment and technologies. 
3.2 Simulation Studies 
Two types of simulations were used to investigate the viability of the pro- 
posed ELOBJT-3 transistor. The device simulations attempted to calculate the 
relative improvement of the ELOBJT-3 device in reducing parasitic capacitances 
and resistances using the device simulator PISCES-IJ~.~ These parasitic device 
parameters were then used to construct a full circuit model to investigate the 
improvement in circuit speed if the ELOBJT-3 device was used. Primarily, the 
device simulations were meant to establish the relative merit of the device. 
3.2.1 Device Parameters 
The device level simulations were used to predict, using various techniques, 
important device parameters expected from the ELOBJT-3 device, and to com- 
pare these parameters to those of an existing high speed bipolar structure, namely 
the Super Self-aligned Technology (SST). An important aspect of a comparison 
study is deciding upon the exact structures to be compared. Currently, the SST 
has the highest reported cut-off frequencies, in the 30-40 GHz range, of any stan- 
dard bipolar process.6~7 These devices have emitter widths of approximately 
0.35pm, even though the smallest lithography pattern size used is about 1.5pm. 
Therefore, the 0.35pm emitter size SST device is used as the baseline device for 
the comparisons since there is extensive data reported for it in the l i t e ra t~ re .~  
Consequently, the ELOBJT-3 device used in the comparisons has identical 
minimum feature sizes and spacings of 0.35pm. 
This choice of equal minimum feature size for both devices might not seem 
fair to the SST, since the SST technology is using much larger lithography in 
making its 0.35pm wide emitter. However, typically the emitter width (area) of a 
device determines the amount of current drive of the device, and the current 
requirements are often fixed by the circuit design. Thus, the choice of 0.35pm 
minimum feature size for both the devices is justified. 
Figure 3.4 shows the exact Bdimensional structures and dimensions of the 
simulated SST and ELOBJT-3 devices. As much as possible, widths and 
thicknesses of material layers were made identical in the two devices. For these 
simulations, mostly regions of uniform doping density were used to approximate 
the real non-uniform dopings. The values relevant to the simulation of the four 
parasitics were: buried layer doping, NBL = 10'' ~ m - ~ ,  collector doping, 
Nc = 10'' intrinsic base doping, NBI = 10'' peak gaussian, extrinsic 
base doping, Ngg = 10'' P +  polysilicon doping (SST), Npp = 10" 
and the usual dielectric constants for silicon and oxide. 
Four base/collector parasitics of each device were simulated: Ccb, Ca, Rbx, 
and R,. These four parameters were chosen for simulation because of their 


signifi.cant effect upon circuit propagation delay as detailed in Chapter 2, and 
because they would be affected by the changes in the ELOBJT-3's structure rela- 
tive to the SST. An appropriate subsection of the device's total structure was 
used to simulate each parameter in order to reduce the number of extraneous grid 
points and therefore simulation processing time. For example, to simulate C, of 
the ELOBJT-3 device, only the collector and substrate regions were needed in the 
simulation grid (see Figure 3.5(a)). Alternatively, for the simulation of the 
EL013JT-3 Rbr, only the extrinsic base material up to the edge of the intrinsic 
base is needed. Only one side of the two-sided structure is included, so the calcu- 
lated resistance is halved for the final result (see Figure 3.5(b)). Typical active 
region DC bias points were first applied, and the DC solution calculated. Then, 
using the sinusoidal steady-state analysis option of PISCES-IIb, AC device 
para~neters were calculated using a relatively low frequency, f = lKHz, and 
amplitude, Vs = 0.01V. Finally, simplified hand calculations were performed to  
make sure the simulated results were within the correct order of magnitude. 
'I'he results from the device simulations are displayed in Table 3.1. As seen 
in the table, there are favorable improvements in three of the four ELOBJT-3 
parameters. The extrinsic base resistance has been reduced by rolughly 77 per- 
cent, the collector-base capacitance by 58 percent, and the collector-substrate 
capacitance by 43 percent. The slight increase in the collector resistance of 19 
perce:nt seems reasonable due to the narrowing of the collector's intrinsic region in 
the ESLOBJT-3 device. However, this small increase in collector resistance is not 
expected to effect much change in the operating speed of a digital ElCL circuit for 
example. As can be seen in the propagation delay terms of Table 2.2, R, appears 
in teirms which only account for 2.8% of the total delay. In Equatialn 2.5, R, is so 
small it does not even appear. Overall, the preliminary device simulations 
verised the ELOBJT-3's reduced parasitics and propensity for high speed opera- 
tion. 
3.2.2 Circuit Propagation Delay 
Although the results of the device simulations from section 3.2.1 indicate the 
ELOBJT-3 device will have remarkably improved base and collector region 
parasitics, a more important issue is overall circuit speed. Ultima,tely, improve- 
ments in device level parasitics are only important when they translate to  
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Figure 3.5. PISCES-IIb grids used in the simulation of ELOBJT-3 parameters: 
(a) collector-substrate capacitance C,, and (b) extrinsic base 
resistance Rbx. 
Table 3.1. Comparison of Parasitics for Proposed ELOBJT-3 llrs SST Device 
(Using 0.35 ,um Linewidths and Alignments). 
Hand Calc. 1214 1158 
+18.8 
Simulated 766 911 
Parameter 
- 
Hand Calc. 0.653 
-58.4 
Simulated 0.697 
increased performance a t  the circuit level. Therefore, a circuit simulation com- 
parison was performed to determine the advantages of the ELOBJT-3 device over 
the baseline SST device used in the device simulations. 
3.2.2.1 The ECL Inverter Sub-circuit 
The ECL inverter sub-circuit shown in Figure 3.6, was patterned after the 
standard ECL inverter circuit presented by Chor et al.9 A constant reference vol- 
tage, Vref= 2.0v, and current source reference voltage, V,= 1.226v, were chosen 
and are assumed supplied by an external reference voltage section not included in 
the simulation. The transistor current source then establishes a stable current, 
IEIZ= 0.8rnA, from the differential pair. The collector load resistors, 
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Figure 3.6. Schematic representation of the ECL inverter sub-circuit used for 
the propagation delay ~irnulations.~ 
voltz~ge swing which is very common in current ECL designs. In addition, a 3v 
power supply was used since this is becoming increasingly more standard in com- 
mercial ECL circuits. 
An existing high-speed BJT device model from the Tspice library was used as 
the starting point for developing the SST and ELOBJT-3 device models. The 
standard Gummel-Poon 2 integral charge control model was used along with 
several external parasitic devices to more accurately represent real integrated 
bipolar devices. Basic transistor characteristics for the baseline SST device were 
taken from literaturelo values for an advanced self-aligned silicon bipolar device 
with an emitter area AE=0.4x4.0pm2. The SST and ELOBJT-3 models were then 
formed by substituting into the previous model the relevant base and collector 
parasitic parameter values from section 3.2.1. Since the section 3.2.1 values were 
calculated in a per length format, the values in Table 3.1 were appropriately mul- 
tiplied or divided by 4 pm in order to form the correct values for SST and 
ELOBJT-3 devices with emitter areas of AE=0.35x4.0pm2 neglecting end effects. 
These values used in the circuit simulations for the SST and ELOBJT-3 device 
models are listed in Table 3.2. Parameters were sometimes divided into intrinsic 
and extrinsic components for proper insertion into the simulator's device models. 
3.2.:!.2 Tspice Simulations 
An interactive version of the SPICE circuit simulator Tspice l1 was used to 
investigate the propagation delay times of two digital bipolar ECL circuits, one 
constructed using a model representing the standard SST baseline device, and the 
other using a model representing the ELOBJT-3 device. The circuit used for the 
simulations was a string of eight ECL inverters. In the first simulation, the pro- 
pagation delay was calculated using the standard SST device model for all 
transistors in the circuit. The same simulation was then repeated using the 
ELOBJT-3 device model, and the propagation delays compared. The Tspice 
inpu.t file for the ELOBJT-3 inverter string is listed in Appendix A. The 8 gate 
ECL, inverter string provides a good first order approximation of digital gate pro- 
pagation delay time. l2 Propagation delays were calculated as a per gate average 
over four gates. The voltage waveforms from the ELOBJT-3 simulation are 
shown in Figure 3.7. Note that the input waveform to the fourth gate as well as 
the output waveform from the seventh gate follow each other through the transi- 
tions from low to high and high to low. It should also be noted that the output 
Table 3.2. Summary of SST and ELOBJT-3 Device Model Values for 0.35 x 4 
pm2 Emitter Area Devices. 
1.6 
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Figure 3.7. Simulated intermediate voltage waveforms output from gates #3 
and #7 used in ELOBJT-3 circuit simulations. Propagation delay is 
taken as difference in time between the two waveforms crossing the 
Vrer=2.0v line, divided by 4 to obtain rd per gate. 
and input do not change opposite each other because there are an even number of 
gates between the two signals. The propagation delay from the SST simulation 
measured a t  Vref = 2.0 volts was determined to be approximately 104.7 ps/gate. 
From Figure 3.7, the ELOBJT-3 propagation delay was obtained as approxi- 
mately 65.6 ps/gate. The results of the simulations are shown in Table 3.3. The 
Table 3.3. Summary of Circuit Simulation Results Comparing Propagation 
DeIays per Gate for an 8 Gate ECL Inverter String Using Two 
Different Bipolar Models. 
propagation delay of the circuit employing the ELOBJT-3 device shows an 
improvement of approximately 37 percent over the circuit using the state-of-the- 
art  SST baseline device. 




As one last check, the ECL inverter propagation delay was calculated using 
the :malytical expression of Equation 2.5. However, this time the intrinsic device 
parameters reported by ~ a n g l ~  for a 0.5 ,um emitter silicon device vvere used, with 
the base and collector parasitics of Table 3.2 added. The calculated delays were 
13.04 ps and 21.3 ps for the ELOBJT-3 and SST devices respectively, an improve- 
ment of 38.8%. This matches almost exactly the 37.3% improvement obtained in 
the actual simulations. It also suggests that the discrepancy between simulated 
propagation delay (105 ps) and reported delay (30 ps) for the SST' device comes 
from inaccurate intrinsic device parameters used from the existing Tspice bipolar 
model, or from non-optimum biasing of the Tspice circuit. 
Propagation Delay 








A new bipolar device structure, the ELOBJT-3, was presented which prom- 
ises to provide increased speed by reducing critical device parasitics to their 
theoretical minimums. A fabrication process for the ELOBJT-3 device was 
detailed which uses largely standard commercial processing equipment and tech- 
niques. In order to determine the viability of the device, a simulation comparison 
of expected device p ~ a s i t i e s  for the ELOBJT-3 versus a baseline SST device was 
performed. Two-dimensional simulation of specific device parameters using 
PISCES-I1 software showed remarkably reduced values for collector-base capaci- 
tance Ccb, extrinsic base resistance Rbx, and collector-substrate capacitance C,, . 
Finally, a Tspice circuit simulation comparing the use of the ELOBJT-3 device 
versus a comparably sized SST device in an 8 gate ECL inverter string clearly 
showed a considerable reduction (37.3%) in the average propagation delay time. 
The device and circuit simulations therefore qualitatively show the high-speed 
improvement of the proposed ELOBJT-3 device over existing state-of-the-art sili- 
'con bipolar devices. 
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CHAPTER 4 - ELOBJT-3 PROCESS DEVELOPMENT 
The uUty cd the ELQBJT-3 device structure is reduced base and collector 
parasitics, Rbx, Ccb, and C,,, as simulated in Chapter 3. However, fabrication of 
the ELOBJT-3 structure is needed first before measurements of these parameters 
can be compared to values predicted by computer simulation. Although most of 
the processing steps detailed in section 3.1.2 are based upon recognized industry 
standard techniques, one never fully understands the difficulties involved until 
fabrication is completed. Chapter 4 therefore details the process simulation and 
experimental fabrication of the proposed ELOBJT-3 device. In section 4.1, the 
two-dimensional simulations of the final scaled-down high-speed device are 
presented. The second part of the chapter, section 4.2 presents the experimental 
fabrication performed in obtaining a functioning ELOBJT-3 device. 
4.1 Process Simulation 
The TSUPREM-4 process simulator has been used extensively to investi- 
gate the fabrication process of the proposed ELOBJT-3 device and to produce an 
output file which describes the completed device's structure and doping. Because 
an optimized ELOBJT-3 device is intended to  be an ultra-small high-frequency 
device, two-dimensional simulations were essential to accurately model the peri- 
pheral and lateral aspects of the device. Although many problems were encoun- 
tered in using TSUPREM-4 to simulate SEG and CLSEG growth, reasonable 
results were obtained. 
4.1.1 Simulation of SEG/CLSEG Growth 
Most of the ELOBJT-3 process steps were simulated in TSUPREM-4 with 
the available commands. However, the growth of selective epitaxy material is one 
p m t m  technology which is not supported ,by the software. Therefore, a number 
of no:rmal TSUPREM-4 commands were combined to approximate the growth of 
SEG/CLSEG for these simulations. 
TSUPREM-4 does not include a rigorous epitaxy step, i.e. one which simu- 
lates dopant movement during the deposition of the epitaxy layer. However, the 
program does include two very versatile commands, deposition a.nd etch. The 
deposition step conformally deposits a specified thickness and grid spacing of 
material on the exposed top surface of the structure. The etch step removes a 
specijic material (or all material) within the boundaries of a user defined area. 
Finally, the core simulation capability of the program lies in its high temperature 
diffusion step which simulates dopant diffusion and oxide growth two- 
dime:nsionally using the specified temperature, ambient gases, and length of time. 
'The simulation of SEG (CLSEG) growth began with depositio:n of the mask- 
ing (cavity) layer(s). The seed hole (cavity) was then formed by etching away the 
appropriate amount of material using the etch step. Next, a deposit step was 
used to  conformally deposit enough material to fill the seed window (cavity) with 
the desired amount of silicon, and a t  the same time depositing unwanted silicon 
material on the top of the masking (cavity) structure. Again, the etch step was 
used to remove the unwanted material and uncover the desired SEG (CLSEG) 
structure. Finally, the diffusion step was used to simulate the approximate ther- 
mal budget encountered during the growth of the SEG (CLSEG). In this rounda- 
bout way, growth of SEG and CLSEG were accurately simulated with the 
TSUPREM-4 program. 
4.1.2 Discussion of Main Processing Steps 
Having become familiar with the capabilities of the TSUPREM-4 simulator, 
the first main task was to translate the proposed process sequence of Figures 3.2 
and 3.3 into a workable TSLPREM-4 input file. Table 4.1 details the major steps 
of the ELOBJT-3 process simulation. The actual input file is listed in Appendix 
B. 
Every simulation run began by defining the initial grid, choosing enough 
points to ensure sufficient accuracy, yet not too many to overload. the host com- 
puter and require immense amounts of run-time. The substrate was defined with 
a uniform phosphorus doping of 1 0 ' ~ c m - ~  and became the buried. collector layer 
of the device. The next group of steps formed the central SEG region as detailed 
Table 4.1. Summary of Major Process Steps in TSUPREM-4 Input File Used 
to  Simulate Fabrication of ELOBJT-3 Transistor. 
in section 4.1.1. Grid spacings of deposited layers and exact vertices of etch 
corners all need extensive adjustments in order to retain correct grid spacings and 
triangle areas. The time of 10 minutes is used in the diffusiorl step assuming an 
approximate 0.1 pm/min SEG growth rate and 1.0 pm SEG thickness. Following 
SEG growth, the grid appears as in Figure 4.l(a). Immediately following the SEG 
growth, a thin thermal oxide was grown using a wet oxygen ambient in order to 
capoff the central SEG region from further growth in later steps. At this point, 
the grid can be seen in Figure 4.l(b). 
Next, the CLSEG cavity etch and growth was the largest group of commands 
due to the complexity of forming the CLSEG and its cavity. In this simulation, 
the via to the CLSEG layer from the structure's surface was located only 0.3 pm 
from the edge of the central SEG. This short spacing was used because the 
majority of the CLSEG region is simply a highly doped, low resistance contact 
region and does not appreciably affect the intrinsic device operation of interest. 
After depositing the in situ boron doped 1 0 ' ~ c m - ~  CLSEG material, a diffusion 
step of 40 minutes was performed, again assuming an approximate 0.1 pm/min 
CLSEG growth rate and 4.0 pm of CLSEG lateral growth. The grid a t  this point 
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Etch central SEG seed hole and grow SEG 
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Figlire 4.1. Two-dimensional plots of intermediate TSUPREM-4 grids showing 
grid placement and density within various different  materials w the 
simulation progresses: (a) after SEG growth, (b) after SEG capping 
oxide. 
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Figure 4.2. Intermediate TSUPFtEM-4 grids: (a) after CLSEG growth, (b) after 
emitter/base implants and oxidation/drive. 
Once the CLSEG growth was finished, the central SEG oxide cap was 
removed by using the preferential dry etch command. The intrinsic base boron 
dopant was then blanket implanted a t  100 KeV so that the base/'collector junc- 
tion is near the center of the CLSEG region and the base is then able to link-up 
with the boron doping of the CLSEG regions from the side. A coliformal nitride 
was then deposited and dry etched. This procedure leaves a small sidewall spacer 
a t  the top of the SEG region near the sidewall interface. The spacer was used to 
reduce the amount of N+ emitter dopant near the oxide/SEG sidewall. An 
arsenic emitter was then implanted using a photoresist mask to protect the base 
CLSEG contacts. Finally, another wet oxidation was performed using the diffuse 
command to drive in the emitter and base dopings and seal the top of the central 
SEG surface as seen in Figure 4.2(b). This completed simulation of the high tem- 
perakure processing steps. 
4.1.3 Final Structure and Doping Profile 
The final structure file output by the TSUPREM-4 simulator using the input 
file of Appendix B can be seen in Figure 4.3. The outlines of different material 
regions are bold lines, and contour lines delineate isc+concentration regions of net 
doping ranging from 1015 to 1 0 ~ ~ c r n - ~ .  The majority of the doping contours 
reside in the central SEG region since this is where most doping levels are chang- 
ing. The emitter N+ doping contours can be seen in the top of the SEG region. 
The horizontal area of few contour lines in the middle of the SEG about even 
with the CLSEG layer is the center of the base region. Just below this are the 
doping contours located a t  the base/collector junction. Near the bottom of the 
SEG are contours which show the out-diffusion of phosphorus from the heavily 
dopled buried layer. 
The majority of the CLSEG region is uniformly P+ boron doped and there- 
fore devoid of any contour lines. However, along the right side of the SEG, there 
is out-diffusion of boron from the heavily doped CLSEG. This out-diffusion helps 
to link the extrinsic base CLSEG region to the intrinsic base region in the SEG 
and form a low resistance contact. However, a t  the same time, this heavily doped 
boron region moves toward the N+ doped emitter above and the N+ doped 
buried layer below. A tradeoff between reasonable emitter/base reverse junction 
bre;rkdown voltages and a b w  resistance base link-up occurs with this out- 
t SEG 18 CLSEG 
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Figure 4.3. Final TSUPREM-4 output structure file showing various material 
regions and doping iso-concentration curves. 
diffusion of boron into the intrinsic SEG region. Encroachment of the P+ doping 
on the emitter region also has ramifications on the forward biased switching speed 
of the device as documented by ~ h u a n ~ . ~  
A one-dimensional plot of the net doping concentration taker1 through the 
intrin.sic device region at X=0.2 pm is shown in Figure 4.4(a). Directly below in 
Figure 4.4(b) is a similar plot of net doping concentration taken inear the right 
edge of the central SEG region a t  X=0.45 pm. The emitter/base dopings in the 
inttirsic region are 2 x l 0 ~ ~ / 5 ~ 1 0 ' ~ c m - ~ ,  whereas in the link-up region of Figure 
4.4(b:) they are 1020/2x10'8cm-3. The link-up region will therefore be the limit- 
ing factor in determining emitter/base breakdown voltage. 
4.2 Fabrication Studies 
'This section details the process development of the physical EILOBJT-3 dev- 
ice structure. First, an investigation of materials for the CLSEG tclp cavity layer 
was performed to see if an all oxide CLSEG cavity was feasible. Next, the 
development of a suitable multi-layer trench etch was investigated.. CLSEG was 
then performed from a vertical seed (the sidewall of the intrinsic SE'G growth) for 
the first time. Chemical mechanical polishing was investigated 2s a quick and 
reliable way around the faceting and non-uniform growth tendencies of both SEG 
and CLSEG. Finally, a simplified process was developed to more quickly and reli- 
ably fabricate the ELOBJT-3 physical structure. 
4.2.1 CLSEG Cavity Etch and Top Layer Material 
Schubert had considerable success in reliably fabricating uniformly thick, 
good quality, single crystal SO1 films using the reported CLSEC: process.3 As 
shown in Figure 2.11, a layer of nitride approximately 1500 A thick was used as a 
mechanical support for the thinner 1000 A thick oxide which lined the inside of 
the (ZLSEG cavity. However, there are three significant differences between the 
reported CLSEG process and that needed for the ELOBJT-3 process as proposed 
in section 3.1.2. First, the cavity sacrificial layer would be etched out during the 
cent]-a1 SEG trench etch and the top cavity layer would subsequently be sup- 
ported on only three sides during the central SEG growth as observed from Fig- 
ure.4.5. Second, the top CLSEG cavity layer even after growth of SEG within 
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Figure 4.4. Onedimensional plot of net doping concentration taken vertically 
through a line at (a) X=0.2 pm, and (b) X=0.45 pm in the final 
TSUPREM-4 structure file shown in Figure 4.3. 
the central trench would not be a continuous film from one side of the cavity to 
another. Finally, it was speculated that the top nitride layer might be eliminated 
if the underlying oxide was thickened. 
The first step toward investigating these issues was the fabrication of a three 
level photomask set (JCM1) including various sized CLSEG structures. The base- 
line structure of Figure 4.5 shows the four parameters which weire varied: SEG 
stripe width W,, CLSEG width to vias W,, length of CLSEG parallel to the 
growth front L, and the size of the CLSEG vias. SEG width W, was either 2, 4, 
or 6 pm, CLSEG width to vias W, was varied from 4 to 9 in 1 pm increments, 
length of CLSEG parallel to the growth front L was either 10, 30, or 100 pm, and 
the sizes of the CLSEG vias were either 2x4 or 3x6 pm2. The availability of a 
large number of different sized structures on the same mask allowed the investiga- 
tion of many different effects and safeguarded against unknown limitations. 
Logically, fabrication studies began with an investigation of the CLSEG cav- 
ity already established by Schubert. A layer of thermal oxide approximately 0.3 
pm thick was grown on N-type (100) silicon wafers, upon which :s 0.6 pm thick 
sacrificial polysilicon layer was deposited a t  580 T and defined using JCM1-level 
#2. A 60 minute wet oxidation at 1000" C formed about 0.34 prn of polyoxide, 
leaving about 0.45 pm of polysilicon. Finally, a 0.15 pm LPCVD silicon nitride 
layer was deposited at 750" C over the entire top wafer surface. The central SEG 
trench was lithographically defined in the center of the cavity layer using the 
JCM.1-layer #1 mask. An RIE etch using Freon-115 (C2ClF5) a t  750 watts in a 
DRY'TEK parallel plate reactor was used for 90 minutes to etch through the top 
cavity nitride/oxide, the cavity polysilicon, and partially through the bottom 
oxide. A scanning electron microscope (SEM) cross-section of the trench sidewall 
form.ed by the RIE is shown in Figure 4.6(a). 
An isotropic R E  polysilicon etch was envisioned in section 3.,1.2 for remov- 
ing tohe sacrificial cavity material. Sulfur hexafluoride (SF6) was used in the R E  
reactor for 20 minutes at 500 watts power to etch the polysilicon layer back 
roughly 8 pm into the CLSEG cavity as shown in Figure 4.6(b). E[owever, as can 
also be observed in the darker region surrounding the central tl-ench, the SF6 
etched through the 1000 A thick oxide in the trench bottom artd isotropically 
etched a hole into the substrate. It was determined that SF6 hadl an oxide etch 
rate of approximately I00 A/min, and would therefore not be suitable for the 
Figure 4.5. Basic CLSEG structure from JCMl photomask set showing the four 
parameters which were varied, SEG stripe width W,, CLSEG width 
to vias W,, length of CLSEG parallel to the growth front L, and the 
size of the CLSEG vias. All dimensions in pm. 
-I. Poly Cavity 
Substrat 4 
Figure 4.6. Results of RIE etching the SEG trench and sacrificial cavity: (a) 
SEM micrograph of the sidewall cross-section of vertical trench 
formed in nitride/oxide/polysilicon/oxide stack by Freon-115 RIE 
etching, (b) top view optical photograph of 100 par long CLSEG 
cavity following SF6 etching to remove approximately 8pm of the 
sacrificial layer. 
sacrificial layer etch. 
Although Schubert had successfully used the aqueous alkaline solution 
ethylenediamine (NH2(CH2)2NH2 or simply ED), to remove the polysilicon 
material, a safer alternative was desired. The purely inorganic KOH compound 
was chosen due to its relatively high etch selectivity of silicon to oxide (although 
not as great as ED), as well as being much safer and easier to use. 
Seidel states the following general reaction is responsible for the silicon etch- 
mg, 
The KOH solution is a very thin, non-viscous fluid (contrary to the rather thick 
ethylenediamine) and reportedly does not require stirring due to a very small 
diffusion dependence. Stirring on a magnetic hotplate was used however to main- 
tain a constant temperature in the bath. Due to the less toxic nature of KOH, 
the bath was not covered and samples could be quickly removed from the solution 
and rinsed under a DI-water stream all within seconds affording precise control of 
the etching time. A 10 to 18 weight percent (w/o) KOH to DI mixture was used 
due to a Si/oxide etch selectivity of 1000 between 50 and 60 " C. At this tempera- 
ture, the oxide etch rate was reported as 3-4 A/min and silicon as 3000-4000 
A/min. KOH was then successfully used to remove about 8 pm of sacrificial cav- 
ity material in approximately 20 minutes. No problems with capillary action in 
the 8 pm deep by 0.5 pm thick cavities were encountered, even when terminating 
the etch early and re-starting it. In addition, the KOH solution did not affect the 
wafer masking surface in any way that increased spurious nucleation during selec- 
tive epitaxy. This was determined with identical monitor wafers which did not 
receive any KOH etching and were inserted into SEG growths along with the 
KOH etched wafers. 
The next task was to investigate the integrity of the top cavity layer. In 
figure 4.5(b), the optical micrograph shows a wave-like interference pattern in  the 
remaining top cavity layer above where the sacrificial material had been removed. 
Cleaving the sample and observing the cross-section of a 1000 pm long device in 
the SEM showed a marked upward bend to the top cavity layer. However, it was 
uncertain whether this upward flare was inherent to the top cavity layer itself, or 
caused by the cross-sectioning process. Therefore, an unetched sample was 
cleaved and investigated before etching of the sacrificial layer. After about 8 
minutes of 18 w/o KOH etching a t  80 " C, the sample showed the same upward 
bend indicating an inherent problem with the top cavity layer itself. 
I t  was suspected that this upward bend was the result of having a combina- 
tion nitrideloxide top layer. The coefficients of expansion of the two materials 
are different by about an order of magnitude, 4x10-~/' C and 5x10-~/ " C for 
high-temperature nitride and thermally-grown oxide respectively.5 As the high- 
temperature nitride layer is depositing on the oxide layer a t  the deposition tem- 
perature, mechanical equilibrium is maintained and there is no stress between the 
two layers. However, as the wafers are cooled to room tempera-ture following 
nitride deposition, the different coefficients of expansion produce stress in the two 
layers. Because the nitride layer's coefficient is larger, it would want to  shrink in 
size inore than the underlying oxide layer. This produces a compressive stress in 
the oxide and an expansive stress in the nitride. But, as long as the underlying 
sacrificial layer is in place, all is constrained to follow the movement of the sub- 
strate. Finally, as the underlying sacrificial layer is removed, the layer bends 
upwisrd till it finds a new equilibrium between the forces of the nitride and oxide. 
High contrast SEM micrographs of the upward bending layer .were extremely 
difficult to obtain due to intense electrical charging of the cantilevered 
oxidelnitride layer. However, viewing of the structures on the SEM screen was 
possiible because of the much higher scan rate than that used by the camera. 
Therefore, edge lines as seen on the console screen have been added to SEM 
micrograph of Figure 4.7 to aid the reader. I t  is important to note that the 
cross-sectioned structure was about 1000 pm in length, effectively making the top 
1aye.r supported on only one side. In a real device, there would be support on all 
three sides except the edge along the central SEG trench and hence upward bend- 
ing might not be a problem. However, some amount of bowing similar to figure 
4.5(b) was observed in even the smallest structures (10 pm long x 8 pm wide) 
froni a top view without cleaving through the structures. Although the bending 
miglht be minimized in ultra-small scaled devices, inherent stresses; in and around 
the device would still be present. 
A new set of wafers was started which did not include the nitride layer and 
the top oxide thickness was increased to 0.42 pm. This time, nc) wave-like pat- 
terns were observed after removing the sacrificial layer, and the S:EM photograph 
of Figure 4.&(a) shows an almost perfectly uniform cavity. However, Figure 4.8(b) 
Figure 4.7. SEM micrograph of the upward bending top cavity layer after the 
underlying sacrificial layer had been removed. 
shows an optical top view of a 100 pm long cavity which has had its sacrificial 
layer removed and a 20 second BHF dip to simulate the process needed before 
SEG growth within the trench. The top oxide cavity layer has cracked off and is 
missing on both sides of both ends of the structure. Although the all oxide top 
layer seems to fix the bowing problems caused by the nitride layer, it does not 
seem to be well enough affixed a t  its edges to support itself. 
It was theorized that the poor connection at  the cavity edge was due to the 
growth of the top oxide solely from the sacrificial polysilicon layer. As seen in 
Figure 4.8(a), it appears there is a dividing line between the field oxide to the left 
and below the cavity, and the point where the polyoxide top cavity layer attaches 
to it. Therefore, a set of four wafers were fabricated which were identical except 
for their top cavity layers. The first group had a polyoxide of 0.4 pm grown com- 
pletely from the polysilicon layer. The second group had a 0.13 pm thick LPCVD 
polysilicon layer deposited over the already defined polysilicon sacrificial layer. 
An oxidation was then performed to consume all of the top polysilicon and a 
small amount of the sacrificial layer to produce a total of 0.4 pm of oxide. This 
Top Cavity Layer 
Bottom Oxide 
Figure 4.8. Results of all oxide top cavity layer: (a SEM cross-section of 
CLSEG cavity after sacrificial layer remova , (b) optical top view of 
top cavity layer broken away at ends of cavity. 
combined 0.4 pm thick top cavity layer held up perfectly even through a 15 
second BHF dip and 14 minute SEG growth as shown in Figure 4.9. The first 
Figure 4.9. SEM cross-section of SEG growth next to oxide top cavity layer 
formed using continuous layer of oxidized LPCVD polysilicon. 
group of wafers, similar to previous runs, showed breakaway of portions of the 
top cavity layer following sacrificial layer removal. 
The cavity etch and optimum top layer material were therefore established. 
A successful technique for safely and easily etching the cavity with an aqueous 
KOH solution was also demonstrated. In addition, a thicker oxide layer which 
includes a continuous layer of oxidized LPCVD polysilicon was shown to ade- 
quately support itself even with its underlying sacrificial cavity material and one 
of its supporting sides removed. Also, the cantilevered top oxide layer withstood 
the rigors of normal wafer processing and a 970" C epitaxy growth. However, the 
question regarding CLSEG growth within the newly designed cavity still 
remained. 
CLSEG was therefore attempted using one of the previously processed 
wafers. The wafer was first oxidized to protect the top of the already grown SEG 
from further growth. Then, via holes were patterned and etched using RIE, and 
a quick 10 second BHF dip performed prior to a 50 minute selective epitaxy 
growth. The results showed no CLSEG grown within the cavity due to an unex- 
pectecl oxide layer covering the SEG sidewall within the cavity. Longer BHF dips 
prior to growth could not be used without degrading the already thin seal 
between the top cavity oxide layer and the central SEG growth. It was believed 
that  during the capping oxide growth, oxygen reactants diffused through or past 
the thin, sharp top oxide edge and an oxide was grown on the SEG sidewall inside 
the CLSEG cavity. The inherent problem seemed to be the non-vertical RIE etch 
being used to  fabricate the central SEG trench. As observed in Figure 4.9, the 
edge of the top cavity layer is set back roughly 0.8 pm from the eclge of the bot- 
tom oxide. If a more vertical trench etch could be found, the SEG would make a 
better seal with the top cavity layer and prevent inadvertent oxidation of the 
SEG sidewall within the cavity. 
4.2.2 Development of Multi-Layer Trench Etch 
Indeed it was recognized earlier by Liaw et al. that an almost perfectly verti- 
cal 1,ayered sidewall was needed before SEG growth to prevent formation of V- 
groo-ves a t  the SEG/sidewall edge.6 In order to obtain a more vertical trench etch, 
two factors needed improvement. First, as no masking layer is cornpletely imper- 
vious t o  R E  etching, the vertical profile of the masking photoresist itself plays a 
critical role in the final etched profile. Second, even if a perfectly square pho- 
toresist edge was obtained, a straight sidewall would not be etched without the 
proper R E  process. The photoresist process was investigated first. 
4.2.2.1 Improvement of Photoresist Profile 
The manufacturer suggested photoresist (PR) recipe7 had 1on.g been used on 
faith with decent results for large resolution work. However, an investigation of 
the sidewall profile revealed shocking results, an approximate 40 ' slope as seen in 
Figure 4.10. Therefore, a detailed set of experiments were designed to develop a 
process sequence for obtaining the optimum photoresist profile, i.e. a square 90 ' 
edge. 
The tests were arranged sequentially t o  individually optimize each process 
parameter due to  their fairly dependent nature. The novolac resin bwed positive 
resist, AZ1350J, was chosen as  the first constraint due to its simple processability 
Figure 4.10. SEM cross-section of AZ1350J Rhotoresist sidewall profile processed 
using standard parameters. 
and reliable results. Second, a spin speed of 4000 RPM for 30 seconds providing a 
1.72 pm thick layer was chosen to provide enough protection during RIE etching. 
A vacuum chamber, contact mask aligner with chrome on glass photoplates was 
chosen as the third constraint due to its relatively good performance, yet ease of 
usage compared to electron beam writing. An excellent reference on virtually all 
phases of photoresist processing provided an extensive background as well as 
practical recipes.* 
Perhaps the most important parameter controlling sidewall PR profile is the 
prebake heat treatment before W exposure. Five different temperatures were 
investigated, 90, 100, 110, 120, and 140' C. Since the apparent photospeed is 
very sensitive to the prebake temperature, two different exposure times (energies) 
were tried for each temperature setting. All other parameters were left 
unchanged from the previous method. The results are listed in Table 4.2 where 
each sample was cleaved without postbaking and the sidewall profile investigated 
in the SEM. Apparently prebake temperatures above 120 " C permanently link the 
Table 4.2. Effect of Prebake Temperature on Photoresist Sidewall Profile. 
Prebake Temp Exposure Time (s) 
( "C) @23mw/cm2 
Results 
5 60 ' , square 
7.5 60 ' , slightly rounded 
100 10 75 ' , square 
25 70 , rounded 
10 80 O , square 
30 85 " square 
20 no image 
1 120 60 no image 
I 140 30 no image 
I 140 90 no image 
novolac resist so that photosensitivity is completely lost. Of the three tempera- 
ture!3 that remain, 110 T provided the most vertical sidewall. This established 
the optimum prebake temperature a t  110 T. 
Next, the optimum exposure time (energy) was determined fsor the prebake 
temperature of 110 " C. Four wafers were processed with exposure -times of 15, 20, 
25, and 30 seconds using the standard 23 mw/cm2 W lamp intensity. The 
results after development with no postbake are listed in Table 4.3. An exposure 
time of 20 seconds at  23 mw/cm2 was therefore chosen to obtain the best 
sidewall angle and maintain the drawn mask dimensions. 
From here, two more experiments were run investigating the effects of high- 
temperature post-exposure bake (HTPEB), and developer concentration. A 
HTIPEB a t  120 T for 2 minutes was shown to provide no advantage in sidewall 
pro:6le. Also, the previously used developer concentration of 1:l D:I:AZ w u  shown 
to provide the best results compared to 1:2, 2:1, and 1:4 dilutions. 
Finally, the effect of postbake temperature on sidewall projile wpr investi- 
gatled. Elliott * stated that novolac based photoresists start to flow significantly 
around f 10 ' C. This effect was verified by subjecting wafer #14 from Table 4.3 
Table 4.3. Effect of Exposure Time on Photoresist Sidewall Profile. Prebake 
Temperature= 110 " C. 
to a 30 minute postbake at 110" C. The sidewall angle changed from 85" to 
roughly 70" and the top edge rounded significantly. The postbake step is com- 
monly used to remove any water added by the development step from the PR 
layer, and to increase adhesion to the substrate for subsequent wet chemical pro- 
cessing. However, it was determined that no postbake step was necessary when 
R E  etching, as opposed to wet etching, would be used and definitely not needed 






An optimum photoresist process recipe was developed for producing almost 
perfectly vertical sidewall profiles. Following bakeout, application of HMDS 
adhesion promoter, and resist spinning at 4000 RPM for 30 seconds, a 110" C pre- 
bake was used with a 20 second W exposure. The image was developed in 
approximately 40 seconds using a 1:l AZ:DI developer concentration. No post- 
bake was performed as long as RIE etching was being used. 
4.2.2.2 Investigation of RIE Process 




15 80 " 1.83 
20 85 " 2.08 
2 5 85 " 2.40 
30 85 " 2.44 
Before the photoresist development project was finished, several attempts 
were made to obtain a vertical RIE trench etch using the existing DRYTEK 
DRIE-100 reactor and gases, Freon-1 15 (C2 C1F5) and Freon-1 16 (C2F6). The 
Freon-115 plasma produces chlorine ions which are good etchants of silicon 
material, either single-crystalline or poly-crystalline. The plasma reaction is 
classified a s  ion-enhanced energetic or energy-driven anisotropic due to the need 
for the energetic bombardment to induce etching of the desired material. The 
DRYTEK reactor plate spacings and pump system were designed for using 
Freon-115 to etch polysilicon very quickly (about 350 A/min) and vertically. 
Alternatively, Freon-116 with the addition of various other gases, reportedly 
provides a very anisotropic oxide etch.g However, the reactor's plate spacing and 
pumping system were not well suited to oxide etching with Freon-116. The 
Freon-116 etch is classified as ion-enhanced inhibitor or inhibitor driven anisotro- 
pic. As the fluorine based species are etching the oxide surface, unsaturated 
fluorocarbon species (CF2) combine to form thin polymer layers on the vertical 
et&:d sidewall as i t  forms. This polymer inhibitor prevents the R E ' S  attack of 
the sidewall but not the horizontal surfaces.1° 
Logic suggested each gas should properly be used to etch through the 
material to which it was best suited. Therefore, an attempt WaEi made to etch 
through the oxide/poly/oxide stack using a sequence of Freon-116, 115, 116 etch- 
ing. This attempt met with considerable failure as observed in Figure 4.11. The 
60 minutes of Freon-116 etching a t  1000 watts produced a fairly vertical sidewall 
in tlie top oxide layer. However, Freon-116, because of its high propensity to  
polymerize,11~12 formed an unusual tooth-shaped polymer deposit as it reached 
the polysilicon sacrificial layer. This polymer coating, approxiimately 0.5 pm 
wide, then prevented the 10 minute Freon-115 etch from attacking the polysilicon 
layer near the sidewall. This produced a 0.5 pm step in the sidew,all profile. The 
final Freon-116 etch was only able to remove the bottom oxide where the 
sacrificial polysilicon layer had been opened. 
Many techniques were attempted for removal of the tooth-shaped residue13 
including various combinations of the following, O2 plasma, 0 2  liE, 400 ' C 0 2  
furnace burn,12 and piranha and aqua regia wet acid cleans. However, only a one 
minute BHF etch would remove the deposit, indicating it was probably some type 
of C/F/Si/O mixture. The tooth-shape of the structure was probably caused by 
off-angle ion bombardment and reflection from the sidewall similar to that 
observed in substrate trenching during R I E . ~ ~  
With the more vertical photoresist profile under control, Freon-116 was 
abandoned and a return was made to Freon-115 etching. The inherent problem 
was the relatively slow oxide etch rate with Freon-115 a t  750 watts in this reactor 
configuration (about 70 A/min), coupled with the non-negligible isotropic etch 
rate of the 1350 photoresist. Figure 4.12 illustrates the etching problem. As the 






Figure 4.11. SEM cross-section of result of Freon-116, 115, 116 etching of 
oxide/poly/oxide stack. 
photoresist recedes isotropically due to the action of the RIE plasma. This pro- 
duces the slanted etch through the top cavity layer as seen in Figure 4.12(a). 
Next, the quick and efficient etch (about 10 minutes) through the sacrificial 
polysilicon layer leaves a very vertical profile because the photoresist does not 
have much time to recede (see Figure 4.12(b)). Finally, similar to the top layer, a 
long time is needed to etch through the bottom oxide layer. Consequently, the 
photoresist again recedes, and the entire profile is pushed back as the bottom 
layer is etched (see Figure 4.12(c)). 
A reference stated that for increased resistance to R E  attack of 1350J pho- 
toresist, the bombarding voltage in the R E  reactor should be limited to less than 
700 volts. The bombarding voltage is controllable through the power setting of 
the reactor. Although reducing the power of the etch decreases the oxide etch 
rate even further, if the 1350J etch rate is reduced proportionally more, there 
might be an improvement in the sidewall profile. Therefore, a 180 minute 
'hotoresist 
hotores is t  
Figure 4.12. Problem encountered in etching of oxide/poly/oxide stack when 
RIE plasma is isotropically etching photoresist mask. 
Freon-115 etch was attempted at 500 watts power instead of the standard 750 
watts. The sidewall profile of Figure 4.13(a) is a marked improvement over the 
.Photoresist 
.Top Oxide 




Figure 4.13. SEM cross-section showing the result of Freon-115 etching of the 
oxide/poly/oxide stack at  500 watts power. 
highly sloped profile of Figure 4.6(a). However, etch uniformity at  the lower 
power setting was markedly degraded. By the time the bottom of the trench was 
reached in the center of the wafer, other areas still showed roughly 2000 A of 
oxide remaining. In addition, the various sized seed holes etched at different rates 
making the determination of etch completion difficult. However, although the 
etch was not optimum, it would have to suffice until a better etch could be 
developed. 
4.2.2.3 Development of Sidewall Polyoxide 
During preliminary attempts a t  CLSEG growth, it was decided that the pru- 
posed process sequence of section 3.1.2 would be too difficult to process and a new 
sequence should be investigated. The problems stemmed from oxide growth on 
the SEG sidewall inside the cavity and being able to reliably grow CLSEG 
material. In addition, when the CLSEG via holes are being cut through the top 
oxide into the empty cavity, there is no etch stop for self-termination of the etch. 
For these reasons, the process was changed to leave the polysilicon sacrificial 
material inside the cavity until just prior to the CLSEG growth. 
This new process necessitated the development of a sidewall polyoxide to 
prevent nucleation of SEG material on the exposed polysilicon in the trench. The 
new trench etch began with the previously developed 500 watt Freon-115 R E  for 
200 :minutes bo etch through the tri-level oxide/poly/oxide stack. -4fter stripping 
the photoresist, a 30 minute 1000 " C dry oxidation produced about 400 A of oxide 
on t'he substrate a t  the bottom of the trench and perhaps 500 A of polyoxide on 
the exposed polysilicon. Another 5 minute Freon-115 RIE was used to remove 
most of the oxide at  the bottom of the trench, without significantlly affecting the 
polyoxide on the sidewall. SEG was then grown within the trench and a 0.15 pm 
capping oxide was grown on the surface of the SEG as seen in Figure 4.14. The 
SEGl apparently made a good seal along the top oxide edge. However, the new 
trench etch technique did not work correctly across the entire wafer. Most struc- 
tures showed highly defective material nucleated off the polysilicon at the edges of 
the trench. 
A set of test wafers were subsequently used to find the best technique for 
forming a reliable sidewall oxide over the polysilicon to prevent nucleation. They 
were all identically R E  etched, but received different dry oxidations of 30, 50, 
and 75 minutes at 1000 " C as listed in Table 4.4. The 75 minute growth with 15 
minute RIE and 10 second BHF dip prior to growth produced the best SEG 
resu.lts. This new technique was adopted for producing good qualiity SEG within 
the multilayer trench. CLSEG could now be grown from the vertical side of the 
first, SEG within the cavity. 
4.2.3 CLSEG Growth From a Vertical Seed 
There was one major reservation in changing the trench etch technique to 
leave the sacrificial layer within the cavity during SEG growth. The sidewall of 
the SEG would be grown past the somewhat rough polyoxide layer as the SEG 
filled the trench. This perhaps rough surfaced SEG sidewall would then be the 
seed for CLSEG growth. The ELOBJT-3 device does not depend heavily upon 
perfect single-crystal CLSEG growth because no junctions are located within the 
Figure 4.14. SEM cross-section showing oxide-capped SEG grown within the 
trench formed using the new etch technique. 
CLSEG itself. However, it does depend upon reasonably single-crystal CLSEG 
material for improvement of carrier mobility versus similar poly-contacted dev- 
ices. 
Wafer #1 from Table 4.4 was patterned and via holes were etched in the top 
cavity oxide using BHF. An 18 w/o KOH solution was used at 80 ' C for remov- 
ing the sacrificial polysilicon material from inside the cavity. A 20 second BHF 
dip was used to clear the protective oxide off the SEG sidewall inside the cavity 
just prior to the growth. 115 minutes of CLSEG growth was then performed 
using the standard SEG parameters of 970 O C and 40 Torr. The first successful 
CLSEG growth from a vertical seed is shown in Figure 4.15. Although good 
CLSEG was grown within the cavity, unwanted growth was obtained on the top 
surface of the wafer, apparently nucleating at the edge between the central SEG 
Table 4.4. Results of SEG Growth Within Trenches Which Received Different 
Sidewall Oxide Treatments. 










Figure 4.15. SEM cross-section of approximately 10 pm of 1:xterally grown 
CLSEG seeded from a vertical SEG sidewall. 
30 400 5 10 nucleation 
50 550 
10 10 some nucleation 
10 20 nucleation 
75 700 
15 10 no nucleation 
15 20 nucleation 
and the top cavity oxide. In this wafer, the SEG had been grown out of the mul- 
tilayer trench and over the edge of the top oxide layer approximately 0.5 pm as 
shown in Figure 4.14. Therefore, the nucleation was presumably caused by 
micro-cracks a t  the SEG/top oxide interface due to thermal expansion during the 
SEG growth. Silicon nucleates were then able to grow from the SEG material a t  
the bottom of these extremely small fissure cracks. A thicker capping oxide was 
used to correct this problem in later runs. 
Anather problem, was the non-planar surface created by the SEG overgrowth 
out of the central trench preventing fabrication of the transistor's intrinsic base 
and emitter regions. However, a new technology was emerging which showed 
promise for alleviating the growth uniformity and faceting problems of selective 
epitaxy. 
4.2.4 The Nice Aspects of Chemical Mechanical Polishing 
Chemical mechanical polishing (CMP) was added to the ELOBJT-3 process 
because of its ability to remove any non-uniformities of growth in both the SEG 
and CLSEG steps. Immediately following the central SEG growth, CMP was 
used to remove the excess material grown out of the trench and leave a smooth 
SEG surface planar with the top cavity layer. The SEG capping oxide was then 
grown, and the CLSEG step was performed. Any excess CLSEG growth out of 
the vias was polished back with a second CMP step. Typically, CMP was per- 
formed on a Buehler grinder with a Rode1 type Suba H-1 12" pad, with a polish 
pad speed of 150 RPM, 15 lbs. force, and a head rotation of 30 RPM. The slurry 
used was a 15:l mixture of D1:coloidal silicon compound (NALCO#2350). Fol- 
lowing the polish, no striations or defects were identified using Nomarski spectros- 
copy in any of the CMP sessions performed. 
Some useful facts regarding CMP were identified. Silicon is relatively soft 
and will etch quickly during CMP especially if the regions to be etched are raised 
up above the field level. However, if a bad SEG growth step produces silicon 
nucleation on more than 3040% of the field, CMP will be ineffective in removing 
it. Also, oxide is a good etch stop material for the field, but it will be etched by 
CMP if it lies above the field surface. However, silicon nitride is very hard and 
makes an excellent etch stop material regardless of its level above or even with 
the field surface. 
lkn example of CMP used to remove approximately 3 pm of excess EL0  
overgrowth from within a 40 x 44 pm2 trench is shown in Figure 4.16. After the 
first two minutes of etching, the outline of the trench can be seen through the 
transparent SEG material in Figure 4.16(a). After another 2 minutes of etching, 
the overgrown material is very thin and the Nomarski spectroscopy highlights 
many dislocation defects in the overgrown material which seem to have pro- 
pagated from the top edge of the trench in Figure 4.16(b). Finally, Figure 4.16(c) 
shows the smooth, planar surface of the SEG reduced to the level of the sur- 
rounding top cavity material with the EL0 completely removed. 
4.2.5 Final Self-Aligned Process 
:Even after several runs, there was still considerable difficulty in trying to 
obtain growth of SEG within the central trench without nucleating on the polysil- 
icon in the sidewall. The sidewall polyoxide could not be thiclkened without 
requiring a longer BHF etch to remove the oxide before CLSEG. I:n addition, the 
very non-uniform etching results obtained with the 500 watt Freon-115 RIE pro- 
duced wafers where only a few die were useful. Hence, a simpler, more reliable 
technique was necessary for etching the central SEG trench. 
It was discovered that sulfur hexafluoride (SF6) RIE produceld a very quick 
and anisotropic etch through nitride material.15 Also, if nitride was used for the 
top cavity layer, aqueous BHF could be used to etch the bottom oxide without 
harming the top cavity layer. Although an ultimate design would probably use 
oxide to obviate the need for nitride, due to the limitations of available etching 
equipment, nitride was added as the principal top cavity layer material because of 
its a'bility to be anisotropically etched with our RIE equipment. 
The final ELOBJT-3 process sequence run sheet is listed in Appendix C. 
After growth of the 0.5 pm bottom/field oxide, the cavity amorpb.ous silicon was 
deposited at 550 ' C to provide as smooth a surface as possible when recrystallized 
into polysilicon. The acSi layer was defined and a thin 700 A thermal oxide 
grown over the sacrificial layer. A blanket LPCVD nitride was thlen deposited a t  
800" C to a thickness of 0.35 pm, just below the thickness where stress cracking 
occurs. The central SEG trench was easily etched by using a sequence of SF6 
R E ,  BHF dip, Freon-115 RIE, and BHF to cut through the nitride, thin oxide, 
polysilicon, and bottom oxide layers respectively. The fact that made the process 
Figure 4.10. Optical micrographs of CMP performed on 40 r 44 pm2 SEG 
after 2 minutes of etching, (b) after 4 minutes of 
(c) after 6 minutes of etching. 
more uniform and controllable was that each of the four etches was selective over 
the next material as shown in Table 4.5. A 900" C wet oxidation for 30 minutes 
Table 4.5. Etch Characteristics of the Four Etches Used to Form the SEG 
Trench. 
I SF, RIE I nitride - 500 oxide - 100 5 1 
Etchant 
Target Mat1 Etch Stop Mat1 
Selectivity 
-rate IA /min) - rate (A Iminl 
I oxide - 1000 silicon - 0 00 1 
Freon-115 RIE 
was performed to grow the 700 A sidewall oxide without appreciably recrystalliz- 
ing t:he CLSEG cavity polysilicon. Next, a 12 minute Freon-115 RILE at 500 watts 
power removed most of the oxide at  the bottom of the trench without appreciably 
etching the protective polyoxide on the sidewall. A quick 15 se:cond BHF dip 
removed the rest of the oxide and prepared the wafer for SEGr growth. The 
sidewall profile produced by this new etch sequence is shown in Figure 4.17. 
During one of the CLSEG growths, an unusual nucleation phenomenon was 
obse~rved. In the first group of wafers, the CLSEG via holes were etched with SF6 
RIE, and the standard KOH etch was used to remove the sacrifi.cia1 polysilicon 
layer. The CLSEG growth step produced nucleation at  each via hole which sealed 
off the hole and prevented further CLSEG from reaching the via holes. However, 
one .wafer was subjected to a 15 minute dry oxidation at  900 " C following the SF6 
via hole etch, and processed identically otherwise. This wafer shoswed no nuclea- 
tion at  all around the via holes and CLSEG growth occurred perfectly, emerging 
from the via holes as shown in Figure 4.18(a) and (b). 
oxide - 1000 polysilicon - Z 0 
polysilicon - 350 oxide - 70 5 
It  is thought that the as-deposited silicon nitride has many dangling silicon 
bonds which are natural nucleation points during SEG. However, the nitride field 
surface usually does not nucleate because it is exposed to high-temiperature oxida- 
tions before SEG growth which passivate any dangling silicon bonds on the 







Figure 4.17. SEM cross-section of one side of the SEG trench sidewall produced 
by the final process sequence. 
again exposed for nucleation unless another passivation is performed before 
CLSEG growth. The final ELOBJT-3 process for obtaining the physical device 
structure produced good quality, uniform SEG and CLSEG growths without 
heavy nucleation. Self-aligned PNP devices were then produced with these struc- 
tures and their results detailed in Chapter 5. 
4.2.6 Simplified ELOB JT-3 Process 
It had been found that a greater number of processing steps leading up to an 
SEG growth led to greater nucleation and defects incorporated into the grown 
material. Therefore, although the previously described process produced the 
desired structure for fabrication of the self-aligned PNP devices, a quicker, easier 
process was necessary with fewer processing steps before the first selective epitaxy 
growth. This would theoretically lead to higher quality SEG and better operation 
of the intrinsic device regions. 
Figure 4.18. Optical micrographs of 8 pm of CLSEG growth in two different 
sized structures: (a) Wc=8 pm, and (b) Wc=4 pm. 
The new process shown in Fignre 4.19 starts with the growth of N- doped 
SEG from a simple wet BHF etched field oxide to a height approximately 0.6 pm 
above the oxide surface. The SEG is of highest quality because of the absolute 
minimum of processing steps leading up to the SEG growth. A 15 minute 
1000 T dry oxidation grows approximately 270 A of high quality oxide on the 
smooth single crystal SEG surfaces. A 4000 A LPCVD deposition of a-Si is fol- 
lowed by a 15 minute 900 T wet oxidation to grow a 700 A oxide etch stop and 
cavity liner. Finally, 1500 A of LPCVD nitride is deposited for the top cavity 
material as shown in Figure 4.19(b). 
CMP is now used to planarize the central SEG pedestal with excellent uni- 
formity due to the nitride field etch stop. A non-critical masking step is used to 
define the outer edges of the CLSEG cavity centered around the SEG growth, and 
Freon-115 R E  is used to etch through the nitride/oxide/polysilicon stack. A 40 
minute wet oxidation at  1100 T grows a 4000 A capping oxide over the exposed 
central SEG and sides of the polysilicon cavity layer as seen in Figure 4.19(c). 
The via holes are now defined and etched with SFB R E  and the via hole pas- 
sivation performed as detailed previously. The cavity material can now be 
cleared out using EDP or KOH with confidence because of the high integrity of 
the 1000 T dry oxide grown following the SEG growth. In fact, cavities were 
etched using EDP for roughly 10 times the actual amount needed with absolutely 
no evidence of breaching the protective oxide. Following a quick 25 second BHF 
dip to remove the protective oxide, excellent quality CLSEG is grown across the 
entire wafer with very little nucleation on the field surface. 
Finally, the excess CLSEG growth emerging from the via holes is removed 
with CMP as shown in Figure 4.19(d), and a hot phosphoric etch selectively 
removes the top cavity nitride. It should be mentioned that the results of section 
4.2.1 indicate that an all oxide cavity can be used instead of the oxidelnitride 
combination used here. A blanket boron base implant and lithographically 
defined arsenic emitter are then added to produce the device structure of Figure 
4.19(e). 
The primary disadvantage of the structure is that the planarization step 
leading to Figure 4.19(c) removes all ability to self-align the emitter to the extrin- 
sic base region. Therefore, the structure is not scalable to sub-micron dimensions 
and therefore not strictly capable of true high-speed operation. However, as a 
(a) N Substrate 
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Figlure 4.19. Simplified ELOBJT-3 process: (a) growth of SEG from wet BHF 
etched seed hole, (b) deposition of a-Si, thin oxide, and nitride 
layers, (c) planarization, definition of cavity and oxide capping, (d 
via hole and cavity etch followed by growth of CLSEG, and (e 
contacts and metal. 
blanket base implant and lithographically defined emitter lead to 
means for investigating the material. q~al i ty  of SEG and CLSEG for the 
ELOBJT-3 device, it is perfectly suited. The SEG grown from the BHF etched 
seed hole is probably more representative of the best growth obtainable in 
oxide/poly/oxide trenches when etched with the appropriate RIE equipment. 
More importantly, the new process produced excellent quality SEG and CLSEG, 
uniformly and reliably every time. A series of thin base NPN transistors were 
then fabricated using this process and their results detailed in Chapter 5. 
4.3 Summary 
Simulations of the ELOBJT-3 fabrication process for a scaled-down sub- 
micron device have been performed to verify its feasibility. Process simulations 
predict a normal bipolar doping profile in the intrinsic region of the device and a 
large out-diffusion of base boron dopant from the CLSEG region into the central 
SEG region for base link-up. By adjusting the start of P +  dopant during the 
CLSEG base contact growth, the positioning of the base link-up to emitter can be 
controlled. 
Experimental fabrication required several problems to be solved in order to 
produce a workable process sequence for fabrication of the physical ELOBJT-3 
structure. Growth of SEG and CLSEG in the proper configuration was demon- 
strated using both oxide and nitride top cavity layers. Finally, a simplified pro- 
cess for obtaining the SEGICLSEG physical structure was developed. 
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CHAPTER 5 - MEASUREMENT & ANALYSIS 
Electrical. eharacteriskics of fabricated structures are tested and analyzed in 
this chapter. Collector-base capacitances are tested in a variety of large and 
medium scale structures and correlated with computer simulations. Similarly, 
extrinsic base resistance measurements are made and correlated with computer 
simulation. Finally, the full ELOBJT-3 transistor is tested and characterized to  
investigate the structure's potential as an ultimate high-speed sub-micron scaled 
BJT device. 
5.1 Collector-Base Capacitance 
The collector-base capacitance was investigated because of its critical effect on 
digital ECL bipolar circuit speed detailed in Chapters 2 and 3. Although com- 
puter simulations of the scaled down (&=0.35x4.oPm2) ELOBJT-3 structure 
predicted significant reduction of the collector-base capacitance, validation of the 
computer simulation results was desired. However, sub-micron fabrication and 
testing was not feasible with the available facilities. Therefore, medium sized 
devices were fabricated and tested and comparisons made to appropriately scaled 
simulations. 
5.1.1 Method and Testing 
The collector-base capacitance of the proposed ELOBJT-3 device is a parallel 
combination of intrinsic junction capacitance and extrinsic oxide capacitance as 
shown in the diagram of Figure 5.1. It was known at  the time of mask 
fabrication that a large device would be needed for reliable measurement of CCb 
capacitance. If the capacitance of the device was not large enough (>lpF), it 
would be difficult to separate device capacitance from the stray capacitance 
caused by the probes and leads. Devices with SEG widths W, no smaller than 6 
Figure 5.1. Diagram of imaginary capacitor plates superimposed on collector 
and base regions of the ELOBJT-3 device. 
pm were made due to the difficulty of determining etching progress in the SEG 
trenlch with standard optical microscopy. However, this 6 pm width was ideal as 
it produced a roughly 1:l ratio of intrinsic to extrinsic base/collectlor capacitance. 
This even ratio was important for validating the simulator's ability to predict 
botb oxide and semiconductor depletion capacitances. 
The JWSl photomask set included three specific devices for collector-base 
capacitance testing with sizes as shown in Table 5.1. Device A was made with a 
standard 8 prn CLSEG width and 6 ,urn SEG width, but with a length of 1072 pm 
in order to assure a t  least one large and therefore reliable capacitance measure- 
ment. Fabricating very long or interdigitated structures and dividing by length is 
a common method of measuring capacitances of modern sub-micron devices. 
Device B was similar to device A except that its length was only 296 pm. Device 
B was used to check the length scaling of the device by comparing its capacitance 
per unit length with device A. Finally, device C has a reduced CLSEG width Wc 
of 4 pm and is used to check the lateral scaling of the device. 
Table 5.1. Sizes of Collector-Base Capacitance Test Strcctures. Parameters 
Correspond to Figure 4.5. 
Measurements were made using an HP4275A multi-frequency LCR meter 
connected to an H.9000 computer for data collection. The device was probed 
with a Micro-Manipulator probe station using the chuck to make contact to the 
backside substrate collector. A probe tip was used to open-circuit the metal base 
and emitter contact lines leading to the probe pad, and the sensing probe was 
contacted to the 10 pm wide base line as close to the device as possible. After 
zeroing the LCR meter, all but 10-20 fF of stray capacitance was eliminated from 
the measurements. A standard 15 mV AC signal level was used in conjunction 
with a 100 KHz frequency for maximum sensitivity without high-frequency deple- 
tion effects. 
Device 
New simulations were needed to predict the capacitances of these medium 
sized devices. PISCES-IIb was once again used to measure s111all-signal AC capa- 
citances of appropriately sized structures. Doping levels and good approximations 
of lateral and vertical sizes were obtained from the fabricated devices of wafer 
lot#JWS26 due to its good quality CLSEG and well known SEG doping. How- 
ever, the highly doped sub-collector of the proposed ELOBJT-3 device shown in 
Figure 5.1 was not simulated because it was not present in the fabricated JWS26 
devices. Although the JWS26 wafers were not identical to the proposed device 
structure, the comparison of real data to computer simulation was sufficient for 
validating the accuracy of the simulator. 
SEG Width (W,) Length (L) CLSEG Width (W,) 
( CLm) (pm> (pm) 
The PISCES-IIb input file for the A device simulation is listed in Appendix 
D. The substrate used was (100) P-type boron, approximately 7xl0 '~cm-~ doped. 
An N-type phosphorus SEG doped 1xl0 '~cm-~ was then grown within the trench 
and IV+ approximately l x l ~ ' ~ c m - ~  doped CLSEG was grown firom the SEG 
sidewall. Finally, a P +  boron doped emitter was implanted in the top of the SEG 
region but was not simulated. Uniform dopings were used for all regions of the 
device because they reasonably approximated the dopings in the actual device. 
The ,simulations were of one side (1/2) of the structure due to its symmetry. 
Results were multiplied by 2 and by the length of the actual devices for com- 
parison with the measured data. 
5.1.2 Results 
]Results of the PISCES-IIb collector/base simulations are shown in Figure 
5.2. The 0 volt reverse bias of Figure 5.2(a) shows the depletion region near the 
base-collector junction extending partially into the SEG base and partially into 
the substrate collector. It also shows that because a low doped substrate 
( 7 ~ 1 0 ' ~ c m - ~ )  was used, the positive charge put on the N+ CLSEC: base contact . . 
acts ,to slightly deplete the P-substrate below. Of course this deplet,ion would not 
occul- if the typical P+ doped buried layer collector had been used. The depletion 
region edge is seen to move farther into the SEG and substrate rsegions as a 10 
volt reverse bias is applied in Figure 5.2(b). Here, the added depletion region 
below the CLSEG material acts to significantly decrease the 
CLSEG/oxide/substrate capacitance. However, it was interesting 1;o see how the 
simulated and measured data correlated with this extra depletion region effect. 
Figure 5.3 shows a plot of measured and simulated collector-base capacitance 
for a. typical device A type structure over the reverse bias range of 0 to 30 volts. 
The correlation of simulated to tested data is remarkably good.. An error of 
ab0u.t 4% is obtained at  0 volts and roughly 11% a t  10 volts. Although the simu- 
lator predicted a capacitance drop around 12 volts which did not show up in the 
measured data, the correlation at  0 and -30 volts bias is still excellent. The jump 
in simulated capacitance near 10-12 volts is caused by the depletilon region edge 
in tlie intrinsic base region reaching the top surface of the simul.ated grid area 
and being moved completely into the N+ CLSEG region. As charge can only be 
added and subtracted at the depletion region edge, the intrinsic region capaci- 
tance is quickly reduced causing the jump in Figure 5.3. 
The next correlation checked w2s the scaling of the overall length, L. Figure 
5.4 shows the same capacitance versus voltage plot u Figure 5.3 except that the 
measured data is for a typical type B device with L=296 pm. Once again, the 
Q Base 
c o l l e c t o r 6  I 
Dep le t ion  Region Edges 
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Figure 5.2. Two-dimensional PISCES-IIb grids showing depletion regions for 
appl.ied reverse biases of (a) 0 volts and (b) 10 volts. 
Collector-Base Voltage (V) 
Figure 5.3. Plot of measured versus simulated reverse biz; collector-base 
capacitance for a type A device with L= 1072 pm anld W,=8 pm. 
-20.0 ; - 10.0 
Collector-Base Voltage (V) 
Figure 5.4. Plot of measured versus simulated reverse bias collector-base 
capacitance for a type B device with L=296 pm and W,=8 pm. 
simulated capacitance fit the measured data almost exactly. 'There was an 
approximate 4% error a t  0 volts bias and roughly 10% error a t  10 volts bias. At  
the 30 volt bias point, the simulated capacitance was about 19% greater than the 
measured data. However, it should be noted that the simulations were first run 
attempts to  model the experimentally fabricated devices. No paerameters were 
adjusted in the simulations to  fit the data. The 19% error a t  30 volts bias could 
easily be due to  slight differences in oxide thicknesses, widths of SEG and CLSEG 
growth and doping levels. Also, the measured capacitance of roughly 220 fF a t  30 
volts was starting to  approach the accuracy limits of the testing procedure. How- 
ever, overall the comparison easily proves the validity of the length scaling of the 
devices. 
Finally, scaling of the lateral dimension of the CLSEG region was tested with 
devilce type C. Figure 5.5 shows a comparison of measured versus tested data for 
a type C device with L=296 pm and CLSEG width W,=4 pm. There was a 
6.8% error a t  0 volts bias and roughly 13% error a t  10 volts bias. Again, the 
erro:r is easily within expected limits given the accuracy of the capacitance meas- 
urement and uncertainty of the parameters used in the simulation. This validates 
the ability of the simulator to provide accurate capacitances for llaterally scaled 
.devices. 
The capacitance data is summarized in a per length format for two biases 
representative of high-speed bipolar operating conditions. Table 5.2 shows base- 
collector capacitance data for 0 and 2 volt reverse bias conditions. Simulated 
capacitances are shown to be within 10% of the measured values in the worst case 
and within 3% in the best case. The validity of computer simuli~tions to  accu- 
rately predict collector-base capacitances in scaled down devices has therefore 
been established. 
5.2 Extrinsic Base Resistance 
Next, i t  was important to  investigate the expected improvement in the extrinsic 
base resistance of the new device structure. In Chapters 2 and 3, :Rbx W ~ S  shown 
to  ble the second most important parameter affecting digital ECL bipolar circuit 
speed. Computer simulation of the scaled down (&=0.35x4.0prn2) ELOBJT-3 
structure predicted a significant reductian in Rb, over a similar poly contacted 
-20.0 -10.0 
Collector-Base Voltage (V) 
Figure 5.5. Plot of measured versus simulated reverse bias collector-base 
capacitance for a type C device with L=296 pm and W,=4 pm. 
Table 5.2. Summary of Normalized Collector-Base Capacitance Results for 
Both 0 and 2 Volt Reverse Biases. 
struct,ure. However, these claims needed to be verified. First, data from extrinsic 
base contact resistance test structures fabricated with in situ doped CLSEG 
material was correlated with computer simulations. Secondly, a new technique 
was (employed to measure the extrinsic base resistance in fu1l:y functioning 
ELOI3JT-3 devices. Two independent methods could therefore more conclusively 





5.2.1 Rbr Resistance Structures 
5.2.1.1 Method and Measurements 
C/L @ ov C/L @ -2v 
Meas. Simul. Error Meas. 
2.84 2.95 +3.9 1.99 2.12 
2.85 2.95 +3.5 2.23 2.12 
2.54 2.46 -3.1 1.52 1.65 +8.5 
Izxtrinsic base resistance Rb, is commonly defined as the bias independent 
portion of the total base resistance RbT. More specifically, it is defined as the 
resistive region which lies between the base contact and an imaginary plane sur- 
face located at  the exact edge of the emitter region. Several dynaimic measure- 
ment:: have been developed for extracting parasitic bipolar resistances from func- 
tioning bipolar transistors.lp2 However, these methods require almost ideally func- 
tioning junctions and become less accurate as the resistances become smaller. 
A much simpler method was chosen for validating the resistance predictions 
of the PISCES-IIb simulator. Test structures were fabricated using a self-aligned 
PNP device and a heavy N+ arsenic implant in place of the P +  boiron emitter to 
f o m  very low resistaace contacts at  the ends of the N+ CLSEG layer as shown in 
l?igure 5.6. These structures then enabled the exact measurement of the bias- 
independent Rb, resistance without having to perform detailed curve fitting of the 
emitter-base junction. 
Additional simulations were performed for correlation to the medium sized 
devices of Table 5.3. Contrary to the Rbx simulation of section 3.2.1, a plan view 
iinstead of cross-section was simulated as shown in Figure 5.7.. This change was 
:necessary due to the contacting used in the actual fabricated structure. Length- 
wise symmetry was loat because the metal contact to the CLSEG was made at the 
.via holes only, not in a continuous contact along the length of the CLSEG. A 
cross-sectional simulation would not be able to take into account the roughly 2x3 
pm2 via hole contacts and would therefore have under-estimated the CLSEG 
resistance. A Spreading Resistance Profile (SRP) measurement was used to deter- 
mine the roughly 10~'cm-~ in situ phosphorus doping of the CLSEG material. 
Finally, as the via hole contacts were placed every 8 pm along the length of the 
CLSEG, an 8 pm length with one centered via hole was simulated and its resis- 
tance divided by the CLSEG thickness and number of via holes to obtain the 
' resistance of the real structure. 
Several problems were encountered in measurement of the fabricated devices. 
First, it was discovered that the contact resistances obtained using approximately 
1000 A of Aluminum-l%Silicon alloyed at 400 " C were greatly over-shadowing 
the desired resistance measurement. The solution was found in depositing 2500 
of metal to obtain better step coverage into the via hole contact and alloying the 
metal a t  500" C to ensure a very low resistance contact at  the 
metal/semiconductor junction. Although the higher alloy temperature probably 
caused deeper sintering of the aluminum into the contacts, it produced no ill 
effects as there were no shallow junctions underneath the contact. Finally, the 
non-negligible resistances of the metal lines and probe pads were the only parasi- 
tic resistances left to be determined. 
It was found that a correction factor (CF) for each device could be developed 
to account for the parasitic resistance of the metal lines. The micromanipulator 
probe station w& used to probe each metal line segment and the combination of 
series elements formed the CF for each device structure. The (X 's  for each of the 
five resistor structures are listed in Table 5.4. 
Substrate 
Figure 5.6. Cross-section of resistance structure used to verify accuracy of 
simulations. 
Table 5.3. Sizes of Rbx Test Structures. Parameters Correspond to Figure 4.5. 
Device 
SEG Width (W,) Length (L) CLSEG Width (W,) 
(pm) (P-4 (pm) 
Distance (urn) 
Figure 5.7. Plan view of PISCES-IIb grid used in Rb, simulat,ions. 
5.2.1.2 Results and Discussion 
The first two structures measured were the L276W8 and L2767N4, both hav- 
ing identical CLSEG lengths but different widths between contacts. 6 to 8 devices 
of each type were measured and the uncorrected values plotted in Figure 5.8. 
Although two data points, 4 pm and 8 pm do not indicate a linear fit, it can be 
reasoilably assumed due to the simple linear nature of fixed georr~etry resistors. 
The clata clearly shows a scaling of resistance with CLSEG width in close approxi- 
matia~n to the PISCES-Ilb predictions for 4 pm and 8 pm width structures. The 
0 wid.th offset of 19.4 fl is obviously the parasitic resistance associated with the 
probe lines and matches within 5% the metal line resistance measured with the 
micromanipulator. Although more data points in the width dimension would 
have been desirable, more than 8 pm of CLSEG would have been difficult to 
obtain due to difficulties in long selective epitaxy growths. Similarly, a width 
smaller than 4 pm was virtually impossible due to limited lithography resolution. 
Howerver, the data does establish the width scaling of the CLSEG resistance. 
:Next, scaling of the CLSEG resistance was verified in the length dimension. 
Figure 5.9 shows resistance data for each of the 4 different length structures. 
This time, the metal line CF has been subtracted from the data and the solid and 
dashed lines indicate the data average and computer simulation res:lpectively. The 
difference between computer simulation and real data is greatest a t  the longest 
276 /Am length because the resistance is smaller and somewhat obscured by the 
parmitic resistance. Also, it should be noted that Figure 5.9 is not linear because 
the resistance varies inversely with the length of the structure. However, the 
correlation between the averaged data and simulation clearly establishes the 
length scaling of the resistance structure. 
Table 5.4 shows the data from both the width and length scaled devices and 
how they correlated with computer simulation. The remarkable a~greement with 
simulated values should be kept in perspective. With the man:y uncertainties 
used in forming the simulations and measuring the devices, it is only relevant that 
there was correlation within 20-30%. That is, the 0.2% error for the L28W8 dev- 
ices is far beyond the measurement and simulation accuracy of the test. Ulti- 
mately, scaling of the extrinsic base resistance in both the width and length 
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Figure 5.8. Plot of uncorrected resistance data from 4 and 8 pm CLSEG width 
structures. Solid line denotes average of data and dashed line 
denotes PISCES-IIb with approximation for metal line resistance 
added. 
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Figure 5.9. Plot of corrected resistance data from 276, 200, 128, and 28 pm 
CLSEG length structures. Solid line denotes average of data and 
dashed line denotes PISCES-LTb approximation. 
Table 5.4. Summary of Measured Resistance Data of &\;I+ Doped CLSEG 
Structures. 
I Device / Raw Data CF Corr. Data PISCES %hrror I 
Name (4 (a] (a) 
I 
!5.2.2 Dynamic Rb, Measurement 
!i.2.2.1 Method and Testing 
A new dynamic measurement technique for measuring base resistance3 was 
performed as a second method for validation of the Rb, sim.ulations. A device 
.with two separate base contacts as shown in Figure 5.10 was used to extract the 
extrinsic base resistance in the following way. A forward bias voltage and current 
'is applied between the emitter and one of the base contacts, VBI. At the same 
time, a very low current voltage sense is made at  the opposite base contact, VBS. 
.Assuming there is very little current and therefore voltage drolp across the intrin- 
sic base due to current crowding a t  the edge of the emitter, the second base tap 
senses the approximate potential a t  the interface between the B1 extrinsic region 
and the emitter. The difference between this voltage, VBS, and the B1 terminal 
voltage, V&, is the voltage drop across the extrinsic base region, and can be 
divided by the known current flow to obtain the extrinsic base resistance. 
This technique was applied to several functioning double base contact NPN 
bipolar devices. The double base devices were identical in size to the L276W8 
devices except that their Rbr resistances would be larger d.ue to current flow 
through only one base contact instead of two. In addition, 'these measurements 
were taken on NPN devices which received a light intrinsic base boron implant. 
TSUPREM-4 simulations predicted a roughly lx10~'crn-~ concentration of boron 
Figure 5.10. Double opposing base contact device: (a) top view of layout, (b) 
cross-section of structure. 
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in the 0.3 pm CLSEG extrinsic base contacts. The Rbx simulation of section 
5.2.1.1 was repeated this time using a P-type doping of 1 ~ 1 0 ' ~ c m - ~  for the 
extrinsic base CLSEG material. 
5.2.2.2 Results and Discussion 
Figure 5.11 shows a typical double base contact measurement. .In the 0 to 1 
volt range, a normal diode curve is seen with current flow cluickly increasing. 
However, above 1 rnA, resistance effects start to significantliy limit the total 
current flaw and the curre bends over toward the horizontal. In the same plot, 
the total base resistance is calculated at  each point as the difference between the 
base terminal voltage and base sense voltage, divided by the e~nit ter  current. As 
t'he current increases, current crowding at  the edge of the e~nit ter  reduces the 
intrinsic base portion of the total base resistance plotted in Figure 5.11. The 
:tsymptotic value of the total base resistance is then the actual extrinsic base resis- 
tance. 
An average Rbx of 38.3 i-2 was measured over 7 typical devices. After a 
correction of approximately 12.8 due to the parasitic metal line resistance of 
'the base contact, an average Rb, of 25.5 R is indicated. PISCES-IIb simulations 
,predicted a one-sided extrinsic base resistance of 31.6 for a 296 pm long by 8 
pm wide CLSEG region. The 19.3% error is well within the accuracy of the 
simulation and measurement techniques and independently validates the Rb, 
simulations of Chapter 3. 
5.3 Transistor Measurements 
In addition to capacitance and resistance test structures, full ELOBJT-3 devices 
were fabricated in both the NPN and PNP configurations. Several modifications 
however were used in order to simplify the processing of the full device and elim- 
inate unwanted variations in the process. First, the N-/N+ doped SEG sub- 
collector of Figure 3.1 was not attempted due to  its relative ease of incorporation. 
N-type <100> substrates were used instead and collector contact was made to 
the backside of the wafers for ease of testing. Secondly, tlhe emitter sidewall 
spacer technique shown in Figure 3.1 was not used due to  the difficulty and time 
required t o  establish a reliable sidewall spacer technique. Finally, a new 
SEG/CLSEG growth technique detailed in section 4.2.6 was used to obtain the 
RBT 
( ) 
Figuire 5.11. Plot of forward biased base/emitter characteristic of double base 
contact device with calculated total base resistance. 
physical device structure for a final set of NPN devices. 
5.3.1 Self-aligned PNP Device 
Ei.3.1.1 Fabrication 
The first set of ELOBJT-3 devices were self-aligned PNPs with an epitaxially 
grown base. P-type 1-5 n c m  <loo> substrates were prepared with a 1.5 pm 
thick oxide/poly/oxide/nitride stack and the SEG seed hole etched as detailed in 
rrection 4.2.5. Approximately 4.0 pm of SEG was then grown in 20 minutes using 
standard selective epitaxy parameters, 970 T, 40 Torr, 60 slpm Hz, 0.22 slpm 
DCS, and 0.66 slpm HC1 in a Gemini-I reactor. The growth was preceded by a 5 
ininute Hz prebake to remove native oxides on the seed regions and a 30 second 
13C1 etch to clean the silicon surfaces, both done a t  growth temperature and pres- 
sure. Using no intentional phosphine flow into the reactor, the SEG grew approx- 
imately 5 x l 0 ' ~ c m - ~  N-type due to residual background phosplhorus doping in the 
]meactor. Following SEG growth, 6 minutes of CMP (see section 4.2.4) easily 
]memoved the 2.5 pm of excess SEG grown out of the trench to leave a smooth 
planar top surface. 30 minutes of wet oxidation a t  1 1 O O  "C grew a 4600 A ther- 
imal capping oxide on the top of the planarized SEG. 
The CLSEG via holes were then lithographically defined and etched using an 
 SF^ RE, via hole passivation performed (section 4.2.5), and the cavity polysilicon 
removed using a 10 wt% KOH solution. After a 75 second 13HF dip to remove 
.the sidewall oxide, 110 minutes of in situ N+ doped ( l x l ~ ' ~ c m - ~  phosphorus) 
CLSEG material was grown to a lateral distance of apprclximately 9 pm to 
(emerge from the 8 pm wide cavity. Once again, 9 minutes of' CMP removed the 
excess 1 pm of CLSEG grown out of the via holes. Since 10''cm-~ N-type doping 
.would not be sufficient to ensure a good ohmic contact, a non-critical masking 
and heavy N+ arsenic implant was used to ensure sufficient N+ doping of the 
CLSEG a t  the via holes. This step would not be required for CLSEG grown with 
the maximum available dopant incorporation. 
Finally, a non-critical mask was used to cover the CLSEiG via holes, and a 
wet BHF etch removed the capping oxide over the central SEG pedestal. A 
3x10'~cm-~ boron implant a t  25 KeV was used to dope the P-t emitter in the top 
of the SEG region. A 20 minute 1000 W wet O2 drive diffused the P+ emitter 
approximately 0.4 pm into the SEG, leaving the in situ doped phosphorus base 
region approximately 0.8 pm thick. Low gain PNP devices were therefore 
expected as the metallurgical base width was relatively thick. 
5.3.1.2 Results and Discussion 
'I'he non-optimized, wide-base, self-aligned PNP process produced the first 
functioning ELOBJT-3 devices with DC gains greater than one. Generally, gains 
were low and the devices suffered from excessive base current in the low forward 
bias regime due to recombination a t  the emitterlbase junction. Figure 5.12 shows 
a typical Gummel plot of collector and base current versus applied baselemitter 
voltage. Below approximately 1 pA, base current exceeds collector current 
presu.mably due to excess recombination a t  the baselemitter junctiion. Table 5.5 
sumnnarizes the measured data from the self-aligned ELOBJT-3 PFJP devices and 
from large area bulk SEG PNP monitor devices. Fabrication of substrate moni- 
tor devices was not possible due to the extra masks required and amount of addi- 
tional process complexity. Therefore, monitor devices were built in large area 
(60x350pm2) SEG regions with the same epitaxially grown base, but with a litho- 
grapllically defined emitter. Collector/base junction characteristilts of the E L 0  
and SEG monitor devices compared reasonably with average forward ideality fac- 
tors (of about 1.35 and reverse leakage current densities Jcbo about a factor of 20 
higher in the ELOBJT-3 devices. 
The self-aligned walled emitterlbase junction of the ELOBJT-,3 devices were 
of significantly lower quality with average forward ideality factors of 1.73 versus 
1.00 in the SEG monitor devices (see Figure 5.13). Also, the reverse leakage 
currant densities Jebo in the ELOBJT-3 devices were 3 orders of ma.gnitude higher 
than the non-walled emitters in the bulk SEG devices. Increased low current 
recombination in the walled emitter jbase junction explains the non-ideal base 
current in the low bias region of the Gummel plot of Figure 5.12. The increased 
reco~nbination is apparently caused by the junction's intersection with or proxim- 
ity to  the SEGIoxide sidewall interface. 
The wide, epitaxially grown base produced low emitter-collector leakage 
currt:nts in the ELOBJT-3 devices. However, it also produced very low DC 
curnmt gains, 6.1 in the SEG monitor devices and about 4 in the ElLOBJT-3 dev- 
ices. The slightly lower gains in the ELOBJT-3 devices must be attributed to 
incre:ased minority carrier recombinati~n in the base near the SEG/oxide sidewall 
due to Iower materia1 quality, However, positive current gain wa.3 obtained over 
Figure 5.12. Gummel plot of typical PNF ELOBJT-3 transistor. Collector and 
base current are shown versus applied baselemittler voltage with the 
base and collector terminals shorted. Emitter are.a is 20x80 ym2. 
Table 5.5. Summary of Measured Data From ELOBJT-3 PNP a.nd Bulk SEG 
Monitor Transistors. Averages are Taken Over 5 Devices. 
Parameter Average Best Average 
ELOBJT-3 ELOBJT-3 BulkSEG 
about 3 decades of collector current as seen in Figure 5.14. 
rlbe 
J,~, @3v(A/cm2 ) 
vbc 
J,~, @ ~ v ( A / c ~ ~ )  
J,, @4v(A/cm2) 
Overall, the fabricated PNP ELOBJT-3 devices satisfied the first major goal. 
Basic BJT operation was demonstrated for the self-aligned ELOBJT-3 device 
using in situ doped CLSEG extrinsic base contacts. The low g:tins are easily 
explained by the wide base width. An investigation was begun to develop a thin 
base PNP process to produce higher current gains. Unfortunately, ion implanta- 
tion of phosphorus was needed but not available to produce shallow base 
diffusions for a thin base PNP profile. Therefore, having demonstrated the self- 
aligned in situ doped CLSEG base contacts, work returned to NPN devices to 
obtain more reasonable current gains. 
1.73 1.57 1 .OO 
6 . k 1 0 - ~  6.1x10-~ 4.2x10'-' 
1.38 1.24 1.35 
5.3x10-~ 6.7x10-' 2.6x10-~ 
3 . 7 ~ 1 0 - ~  3.6x10-~ 2 .0~10-~  
5.3.2  askl line NPN Devices 
During initial fabrication attempts of the first NPN ELOBJT-3, poor quality 
SEG bulk monitor devices were obtained indicating a problem with the baseline 
NPbl process. Fabrication of substrate NPN transistors in a separate wafer 
confirmed these problems. First, poor quality emitterlbase junctions exhibited 
emitterfbase shorts in roughly 95% of the devices. Secondly, an exorbitant 
Figure 5.13. Forward diode characteristics of the emitter/base junction of a 
typical PNF ELOBJT-3 transistor. 
Figure 5.14. DC current gain versus collector current for a typical PNF 
ELOBJT-3 transistor. 
amount of emitter-collector leakage current was present as seen in s typical sub- 
strate device Gummel plot of Figure 5.15(a). Finally, a current gain higher than 
60 was desired for demonstration of material quality capable of re;~sonable BJT 
chara~~teristics. 
Pi set of 10 different wafers were processed as seen in Table 5.6 to investigate 
the b,aseline NPN process on simple substrate BJTs. Table 5.6 details only the 
parameters of the process which were altered in the experiment. A base 
oxida-tion/driue of 15 minutes a t  1000 " C in wet oxygen was perfornned on all the 
wafers immediately following the base implant. Similarly, all wafers received the 
same emitter implant dose of arsenic a t  3 ~ 1 0 ' ~ c m - ~ a n d  25 KeV acceleration. 
Contacts were etched following the emitter oxidation/drive and 1000-250081 of 
A1-196Si was sputter deposited and alloyed at 415 " C, except for wafer#l which 
was alloyed at 450 " C. 
The first wafer's emitter/base short problem was solved in the next group of 
wafers by driving the emitter slightly deeper with a 20 minute oxidation/drive, 
and by using a lower metal alloy temperature of 415 ' C to reduce sintering into 
the emitter. However, wafers #2 and #3 still exhibited unaccep'table emitter- 
col1ec:tor leakage. There were only two reasonable explanations for this large 
leakage current. The first, crystal dislocations leading to emitter-c~ollector pipes, 
was ruled out due to the use of high quality substrate wafers. Thus, the leakage 
must have been caused by a surface N-type channel through the base region. 
This condition is caused by the opposite nature of dopant segregation with phos- 
phorils and boron. Boron from the extrinsic base segregates into the oxide and 
tends to deplete the boron concentration a t  the surface oxide/silicon interface. 
Oppositely, the background phosphorus doping of the wafer tends .to accumulate 
a t  the oxide/silicon interface. If the phosphorus concentration exceeds the boron 
base concentration at  the surface, a leakage path is formed between the emitter 
and collector. 
First, wafers #4 and #5 were processed with all diffusions performed in the 
relatively dopant free Hz Burn tube instead of the highly phosphorus contam- 
inated Phosphorus Drive tube. This produced a roughly 3:l recluction in the 
leakage current between wafers #4 and #2. However, the leakage current was 
still far above usable limits. Next, wafers #6 and #7 were processed with lower 
boron implant energies, 2 5  KeV, and #7 received a heavier 6 ~ 1 0 ' ~ c m - ~  boron 
Ii'igure 5.15. Gummel plots of typical NPN substrate transista~rs fabricated with 
processes listed in Table 5.6: (a) Wafer #3, (b) Witfer #lo. 
Table 5.6. Summary of Process Variations Made to the Baseline IWN Process. 
Wafer 
implant dosage. Once again, the leakage wza reduced, but still not below accept- 
able limits. Finally, wafers #8 and #9 were processed with even higher boron 
implant dosages, 1x10'~ and 2~10"cm-~. A longer emitter oxidation and drive of 
30 minutes was used to combat the wide base widths and lower gains expected 
with. the larger boron impIant dosages. Emitter-collector leakage increased in 















One last change was made in the NPN device process. Standard AZ1350J- 
SF photoresist had been used throughout and developed with AZ  developer. Fol- 
lowing the wet BHF etch of the underlying oxide, the photoresist wls left on the 
wafer during the base and emitter implants to provide additional masking against 
the implant. Wafer #10 was processed identically to #7, except that following 
the BHF etch of the base and emitter oxide openings, the resist was removed and 
B11 Impl. Emit. Drive Tubes PR 
#/em2 - K ~ V  wet02 Used Imp? 
Results 
J,,, ( ~ / c : m ~ )  
4313-50 15m-1000C 2&3 Yes 
3313-35 20m-1000C 2&3 Yes 
3313-35 30m-1000C 2&3 Yes 
3 3  13-35 20m- lOOOC 4 Yes 
3313-50 20m- lOOOC 4 Yes 
3313-25 20m- 1000C 4 Yes 
6313-25 20m- ZOOOC 4 Yes 
1314-25 30m- 1000C 4 Yes 
2314-25 30m- lOOOC 4 Yes 
6313-25 2Om-1000C 4 NO! 
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a piranha clean performed prior to the implants. In wafer #lo, the emitter- 
collector leakage current was reduced by a factor of 200 over the resist implanted 
wafer #7. A normal Gummel plot could finally be obtained as seen in Figure 
5.15(b), and the true cause of the leakage current was now known. AZ developer 
is a sodium based chemical which is known to leave sodium contamination in the 
d.eveloped resist film. It is suspected that the heavy dosage emitter implant was 
d,riving sodium ions into the underlying base oxide. During the 20 minute 
1000" C emitter diffusion, sodium diffused down to the oxide/silicon interface and 
easily caused an N-type inversion channel to form a t  the silicon surface. This N- 
type channel was the cause of the extraneous emitter-collector leakage current. 
51.3.3 ELOB JT-3 NPN Devices 
Having now solved the substrate device leakage current problem, ELOBJT-3 
devices could be processed. Having already estbblished the self-aligned device 
concept with the PNP devices detailed in section 5.3.1, the simplified non-self- 
a~ligned process detailed in section 4.2.6 was used for fabrication of the NPN 
ECLOBJT-3 physical device structure. Then, the NPN process :sequence developed 
in wafer #lo of Table 5.6 was used to form the base and emitter regions of the 
I3JT device, with one exception. The base implant dosage was lowered to 
~ i x 1 0 ' ~ c m - ~  from 6x l0 '~cm-~  to give slightly higher current gains than the 80 
produced in wafer #lo. 
The first wafer was processed with a standard lithographically defined 
emitter region spaced approximately 0.5 pm inside the SEG/bottom oxide 
sidewall interface. However, because of the sharper emitter diEusion corners com- 
pared to the more rounded shape of the SEG trench definition, the emitter 
diffusion lied directly over the SEG edge in the corners. Dat8a from ELOBJT-3 
devices was compared to data from devices fabricated in large area bulk SEG 
material, all processed side by side on the same wafer. A summary of device 
~neasurement results averaged over 5 typical devices is shown i11 Table 5.7. 
The ELOBJT-3 devices showed slightly lower quality forward bias ideality 
factors of 1.16 for the emitterlbase junction in comparison to 1.04 for the bulk 
SEG devices. Reverse leakage current densities were all with.in about the same 
range of 1 - 5 ~ 1 0 - ~ ~ / c m ~ .  These results would seem to indica,te that spacing the 
emitter diffusion edge in slightly from the SEG edge would :produce reasonable 
Table 5.7. Summary of Measured Data From ELOBJT-3 NPN and Bulk SEG 
Monitor Transistors. Averages are Taken Over 5 Devices. 
Parameter Average Best Average 
ELOBJT-3 ELOBJT-3 Bulk SE'G 
quality emitterlbase junctions. Next, the basc/collector junctions showed identi- 
cal forward ideality factors as the bulk SEG monitor devices, and reverse leakage 
current densities were within a factor of 3 of the bulk SEG devices. This data 
indicates that placement of the base/collector junction up and away from the 
SEG/bottom oxide sidewall as proposed in Figure 3.1 does minimiz'e the effect of 
SEG/oxide sidewall defects on the base/collector junction. Finally, lower average 
current gains of 86.5 were obtained for the ELOBJT-3 devices in co:mparison with 
130 for the bulk SEG devices. Since the bulk SEG material is probably of equal 
quality in both devices, increased edge defects in the ELOBJT-3 devices must 
account for the lower current gains. However, the material was of sufficient qual- 
ity for fabrication of BJTs with current gains as high u 121. 
Although both emitterlbase and base/collector junctions seerned of reason- 
able quality in the ELOBJT-3 devices, one major problem was hollding back nor- 
mal BJT operation. All ELOBJT-3 devices exhibited sizable ernitter-collector 
leakage currents which prevented normal operation in the low current region as 
seen in the Gummel plot of Figure 5.16(a). A Gummel plot of a similar sized 
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Figure 5.16. Gummel plots of typical NPN transistors: (a) ELOBJT-3 device, 
and (b) bulk SEG device. Both devices have identical emitter areas 
af 1760 pm2. 
evident. The leakage in the ELOBJT-3 devices was probably caused by emitter- 
collector diffusion pipes formed at  material dislocations a t  the SEG/o:~ide sidewall 
edge. ]Diffusion pipes in bipolar transistors are characterized by local. retardation 
of the boron base diffusion in conjunction with accelerated arsenic emitter 
diffusion, causing conduction paths from the emitter to the collector through the 
base as seen in Figure 5.17. Pipes are generally caused by crystal dislocations and 
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Figure 5.17. Diagram of emitter-collector diffusion pipes in a bipolar transistor 
caused by a dislocation d e f e ~ t . ~  
frequently exhibit non-linear resistive behavior. It is curious however that both 
junctions could display nearly ideal single junction behavior, yet low current 
bipolar device operation was not possible due to emitter-collector 1ea.kage pipes. 
Ibleasurements were taken to establish the location of the emitter-collector 
1eaka.ge problem. Devices were included in each die which had identical emitter 
areas of 1760 pmZ, but different perimeter lengths ranging from 1468 to 600 pm. 
Approximately 60 devices of each type were tested for emitter-collector leakage at  
7Tc,=4 volts. The average values for each perimeter length are plotted in Figure 
5.18 where leakage current magnitude is seen to scale linearly with perimeter 
Figure 5.18. Plot of emitter-collector leakage versus emitter erimeter length. !P devices have identical emitter areas of 1760 pm . 
All 
length. The normal leakage current expected for all the devices having the same 
emitter area, I,o=Icbo(~+l), is roughly 22 nA. Therefore, tlie Y-intercept leak- 
age current value of 88.6 @ is probably the constant leakage associated with the 
four emitter corners preseht in all the devices. The correlation of average leakage 
data with perimeter length identifies the pipe location at  the ledge of the emitter, 
near the SEG/oxide sidewall. 
A final ELOBJT-3 wafer was processed using an alternate mask for the 
emitter diffusion. The mask spaced the emitter approximately 1.5 ,urn inside the 
SEG/moxide sidewall edge, about 1 pm further than the previously processed 
wafer.. Table 5.8 summarizes the measured data from this wafer which produced 
Table 5.8. Summary of Measured Data From ELOBJT-3 NPN Devices With 
Emitter Diffusion Spaced 1.5 pm Inside the SEG/Oxide Sidewall. 
Averages are Taken Over 6 Devices. 
I Parameter Average Best 
ELOB JT-3 ELOBJT-3 
remarkably well functioning ELOBJT-3 devices. Unfortunately, bulk SEG moni- 
tor clevices were not functional due to  the alternate emitter mask used. Both 
emitter/base and base/collector junctions exhibited excellent forward ideality fac- 
tors (of 1.03 or less as shown by typical forward bias diode curves of Figure 5.19. 
Base/collector reverse leakage current densities were also improved over the pre- 
viously processed wafer, with an average value of 8 . 8 ~ 1 0 - ~ ~ / c r n ~ .  Emitter- 
collector leakage currents were reduced by a factor of 23 which wm sufficient to  
allovr normal low current operation of the devices as seen in the Gummel plot of 
Figure 5.20. Common emitter collector curves modulated with 500 nA. b;ue steps 
show quick turn-on and an Early voltage of approximately 15 rolta as seen in Fig- 
ure fi.2l(a). Typical maximum current gains of 65 were obtained over 5-6 decades 
of collector current as shown in Figure 5.21(b). Overall, the devices exhibited 
normal BJT operation with characteristics similar to the bulk SEG devices listed 
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Figure 5.19. Forward bias characteristics of typical ELOBJT-3 devices with 
emitter spaced 1.5 pm from SEG edge: (a) emitterlbase, (b) 
base/collector. Instantaneous ideality factor is also shown. 
Figure 5.20. Gummel plot of typical ELOBJT-3 device with emitter spaced 1.5 
pm from SEG edge. 
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Figure 5.21. Modulation characteristics of typical ELOBJT-3 device with emitter 
spaced 1.5 pm from SEG edge: (a) common emither collector curves, 
(b) current gain versus collector current. 
5.4 Summary 
Capacitance and resistance data from fabricated ELOBJT-3 devices was shown to 
scale in width and length, validating the computer simulations of Chapter 3. A 
new dynamic method of measuring extrinsic base resistance was used to indepen- 
dently validate the Rb, test structures and simulations. Finally, actual 
EL013JT-3 devices were fabricated and tested and found to exhibit reasonable 
device characteristics except for unwanted emitter-collector leakage currents. It 
was established that the leakage currents were originating at the perimeter of the 
emit1,er near the SEG/oxide sidewall. However, it was found th.at the leakage 
currents could be reduced below acceptable limits by moving the emitter region 
away from the SEG/oxide sidewall. In this way, ELOBJT-3 devices with junction 
ideality factors of 1.03 or less were obtained with DC current gains up to 90. 
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CHAPTER 6 - CONCLUSIONS & RECOMMENDATIONS 
6'.1 Conclusions 
The objective of the proposed research project was the development of a 
novel advanced high-speed bipolar transistor structure, utilizing selective and 
c:onfined lateral epitaxial growth. The significance of the project was to produce a 
new high-speed bipolar structure with significantly reduced pazasitics, as well as 
zrdvance the state-of-the-art in SEGICLSEG technology. A sicle issue was estab- 
lishing the usefulness of computer simulations in predicting the fabrication and 
operation of a new bipolar process and device. 
A suitable trench etch technique was developed using a combination of RIE 
and wet BHF etching, and aqueous KOH was employed for etching the CLSEG 
cavity. SEG was grown within the central trench and followed by 8-10 pm of 
'horizontal CLSEG growth seeded off the SEG sidewall. This is the first known 
instance of CLSEG growth from a vertical SEG sidewall, not 2s substrate surface. 
The ELOBJT-3 self-aligned pedestal structure was therefore successfully produced 
even though the trench profile was not optimized due to  insufficient R E  equip- 
ment. A further development was the growth of CLSEG within an all oxide cav- 
ity without the use of nitride as a top cavity material. However, when nitride 
was used, a technique was developed for passivating the RIE etched nitride which 
virtually eliminated the frequently encountered problem of nucleation and clog- 
ging a t  the via holes. 
Although the ELOBJT-3 would logically be built as an NPN for ultimate 
high-speed applications, the structure was first built in the PIW configuration to 
establish feasibility of the ELOBJT-3 self-aligned sidewall contacted structure. 
N+ doped CLSEG was grown for the PNP's extrinsic base, and a self-aligned 
emitter was implanted into the top of the central SEG trench. The PNP devices 
established the feasibility of the self-aligned ELOBJT-3 stru.cture although low 
current gains were present due to a wide, non-graded base doping. Next, a series 
of NI'N devices were built in the simplified ELOBJT-3 structurt: with current 
gains up to 90 due to a thin graded base doping. Results showed :acceptable sin- 
gle junction characteristics even when the baselemitter junction was spaced down 
to 0.5 pm from the SEG sidewall. However, dislocations and defects a t  the edge 
produced emitter-collector leakage currents which spoiled the BJT' device opera- 
tion. It was found that movement of the baselemitter junction 1.13 pm from the 
SEG sidewall edge significantly reduced the leakage current and produced ideally 
functioning ELOBJT-3 devices. Finally, it was found that  the reported problems 
with base/collector junctions located a t  SEG sidewalls could be avoided by mov- 
ing the junction out of the sidewall area as seen in Figure 3.1. 
The final task involved correlating the measured DC parameters of the fabri- 
catedl devices with predicted values provided by computer simulation. CCb capa- 
citance and Rb, resistance data from fabricated ELOBJT-3 devices was shown to 
closely scale in width and length with computer predictions, validating the useful- 
ness of the computer simulations for predicting device parameters. In addition, a 
new dynamic method of measuring extrinsic base resistance was used to indepen- 
dently validate the Rb, test structures and simulations. The parameter com- 
parison simulations between similarly sized sub-micron ELOBJT-3 and SST dev- 
ices predicted a 77%, 58%, and 43% improvement in Rbx, Ccb, and Ccs, respec- 
tive1,y. Circuit simulations predicted the reductions in base/colllector parasitics 
would produce a roughly 37% reduction in digital ECL circuit propagation delay. 
6.2 Recommendations 
Although feasibility of fabrication and operation has been shown for the 
ELOBJT-3 device, much work remains to be done. In the future, continued 
investigation should focus on the quantification of defects near the SEG/oxide 
sidewall interface. This problem area is crucial to all devices employing selective 
epitaxy technology, especially as device dimensions are shrunk into the sub- 
miciron level. However, the results of this work seem to indicate that  poor quality 
single junction characteristics in walled SEG applications is not the limiting fac- 
tor in BJT device applications. Actually, enhanced diffusion and piping problems 
a t  the SEG/axide sidewall is the most serious problem. Lower te:mperature SEG 
g~~owths,  various annealing and passivation techniques, and different masking 
m.ateria1 etches need to be investigated for improvement of the SEG/oxide 
sidewall problem. 
Finally, a sub-micron sized ELOBJT-3 device could be fabricated with the 
E-beam facility so that  exact measured parameters could be matched to sub- 
micron scaled computer simulations. Eventually, a ring oscillat,or circuit could be 
built to test the actual circuit propagation speed and check its correlation with 
c'omputer simulation. 1,n the future, as selective epitaxy technology advances and 
t'he sidewall material problems are overcome, pedestal-type d.evices such as the 
ElLOBJT-3 will become the ideal bipolar structures for high-speed circuits. 
APPENDICES 
A.ppendix A - Tspice ELOBJT-3 Device Input File 
clear 




vcc 1 0 v:dc=3.0 
vref 2 0 v:dc=2.0 
vcs 3 0 v:dc=1.226 
vin 4 0 v:dc=dcin tran=pulse(l.O 3.0 100p 5p 5p 1500p 3000p) 
;gate #I and 2 are drive gates 
gate1 1 2 3 4 5 inv 
gate2 1 2 3 5 6 inv 
;gates #3-7 are averaging gates 
gate3 1 2 3 6 7 inv 
gmate4 1 2 3 7 8 inv 
grate5 1 2 3 8 9 inv 
grate6 1 2 3 9 10 inv 
grate7 1 2  3 10 1 1  inv 
;gate #8 is load gate 
gate8 1 2 3 1 1  12 inv 
1:1oad 12 0 r:r=50k 
............................................................. 
; inverter gate 
nmdel inv subckt: nodes=(1,7,8,6,9) 
1:1 1 2 r:r=625 
3:2 1 3 r:r=625 
1:3 5 0 r:r=500 
1:4 9 0 r:r=50k 
(11 2 6 4 6 elobjt3 
(12 3 7 4 6 elobjt3 
(13 4 8 5 6 elobjt3 
(14 1 2 9 6 elobjt3 
............................................... 
;model for ELOBJT-3 0.35~ X 4u emitter high frequency 
;bipolar device frcan PISCES si.m.lations. 
1 d e 1  elobjt3 subckt: nodes=(1,2,3,4) $ 
lcelvin=temp+273.160 $ 
1rat=(temp+273.160)/300.16 $ 




~nlm je=400.000m $ 
~~1=1.160-(7.02e-4*(temp+273.160)*2)/(t+273.160+11D8) $ 
tcrepi=5.796m-11.760u*tmp 
:XI 1 2 3 4 levell .----------------- 
:bodel lwell subdct: nodes=(1,2,3,4) $ 
arg=-3*(k*kelvin~q)*log(rat)+egl-1,115l*rat $
ist=2. 53e-17*(ratA3) *exp(peg*(rat- t)fldkelVin) $ 
model. level3 subckt: nodes=(1,2,3,4) 
ql 6 5 3 215 
;the extrinsic parasitic parameters 
rbx ;! 5 r: r=76 tcl=O 
rcx 1 6 r: r=80 tcl=5.796m 
dsub 4 6 s15: state=off 
Ccbx 5 6 c: c=0.7f 
;finally the actual gurranel-poan 2 model, all intrinsic parameters 
mode:L 215 gp2 : pol=npn $ 
cje=:l.9f/(l+nhje*(4e-4*(temp-27)+1-rat-arg/vt/nlvje))/rat $ 
cjc=0.46f $ 
re=1;2.5 rb=84 rc=rct*375.5 $ 
ikf=:20.902m ik~9.256111 is=2.53e-17 bf=100 xtb=1.9 $ 
br=2.5 vaf=18.7 var=4 $ 
ise=!S.051£ isc=2.53e-17 ne=2 nc=2 tf=fft*9.3p $ 
xtf=xtft*3.000 vt£=vtft*1.000 iff=itft*45,796m ptf=25.000 $ 
tr=1.200n vje=vt*0.350015 mje=0.4 vjc=0.65 rnjc=0.4 $ 
eg=1.16 xti=3 kf=6.6e-16 af=l fc=0.35 
;more parasitic devices (diodes) added extrinsically to device 
;parasitic substrate/collector capacitance 
mode.1 s15 d: is=le-29 cjo=4.48£ pW0.65 $ 




endm elobjt3 .............................................. 
endc 
Appendix B - TSUPREM-4 Input File for ELOW-3 Process 
Cbmment ELOBJT-3 Fmcess Simulation 05AUG90 
C!ent The real full process w/ output in pisces readable mesh file 
C'!ent changed from in8-ply layer not simulated, remved poly diff 
Ckxment Changed to remove heavy N+ doping at bdse CLS:EG contact 
C!ent Changed from in1 I to make process mre realistic 
Cknnment Changed from in12 to make boron diffuse farther in active area 
Cbment from CLSEG region, and make intrinsic base an'd emit imp1 deeper. 
Cbment changed from in13 by mving implants back after CLSEX; and using 
(bunent a pr mask. 
Chnment Preliminary set-up. 
option echo device=4100 
~ ~ e n t  Grid definition: 
line x 10~x0 spacing=0.025 tag=left 
:line xloc=0.6spacing=0.025t.ag&d 
:line x loc=l.l spacing=0.025 tag=right 
:line y loc=O spac=O.I tag=top 
line y loc=0.5 spac=0.3 tag=bottam 
bment Now define the entire structure as silicon 
:region silicon xlo=left xhi=right ylo=top yhi=bottarn 
Comment Def ine substrate (buried layer) doping. 
initial <loo> phosph=lel9 
Ccnanent Deposit the SEX; pedestal layer 
comment Easier to deposit 1.1, and etch off 0.1 to get final 1.0 height 
deposit silicon thick=l.l spaces=44 phos=lel6 conc 
Ccanent Etch roam on right side for aide/clseg/axide!/nitride stack 
etch start x=0.5 y=-2 
etch continue x=0.5 ~ 0 . 0  
etch continue x=2 y=O. 0 
etch done x=2 y=-2 
Comment deposit the bottcan aide of the oxide/clseg/<dde/nitride stack 
deposit oxide thick=0.5 spaces=20 
deposit oxide thick=0.6 spaces=12 
Camment etch off aide and excess Si from top of seg structure 
etch oxide start x=O y=-1.1 
etch continue x=2 y=-1.1 
etch cantinue x=2 y=-3 
etch done x=O y=-3 
etch silicon start x=O y=-1 
etch continue x=2 y=-I 
etch continue x=2 y=-3 
etch done x=O y=-3 
Comment Simulate dopant diffusion during the pedestal SEX; growth. 
diffuse tirne=lO temp=950 inert 
conanent Save the structure to  a f i l e  after SEX; growth diffusion. 
strucltu out£ =out 14. str 1 
Conun~mt Perform epi-cap oxide growth 
rnethcd erfc 
diffuse time=20 t a p 9 5 0  weto2 
Ccanm~mt Save the structure to  a f i l e  after epi-cap oxide 
struc:tu outf =out 14. str2 
Commt etch off excess oxide to  form the bottcm oxide structure 
etch oxide s ta r t  x=0.5 y=-2 
etch continue x=0.5 y-0.4 
etch continue x=2 y=-0.4 
etch done x=2 y=-2 
Cammtmt deposit the main portion of the CLSEX; 
deposit s i l i c a  thick=0.35 spaces=14 boron=lel9 conc 
etch silicon start x=O y=-1 
etch continue x=1.5 y=-1 
etch ccmtinue x=1.5 y=-3 
etch done x=O y=-3 
etch silicon start x=0.5 y - 2  
etch continue x=0.5 y=-0.75 
etch continue x=1.5 JF-0. 75 
etch done x=1.5 y=-2 
Comment Deposit the top cavity oxide 
depolsit oxide thick=0.25 spaces=lO 
etch oxide start x=O.O y=-1.05 
etch cuntinue x=0.5 y=-1.05 
etch continue x=0.5 y=-1 
etch continue x=1.5 y=-1 
etch cantinue x=1.5 y=-2 
etch done x=O.O y=-2 
Comment Deposit the averlying nitride (again) 
deposit nitride thick=0.1 spaces=4 
etch nitride start ~ 0 . 0  y=-1 
etch continue x=0.5 y=-1 
etch continue x=0.5 y=-2 
etch done x=O y=-2 
etch nitride start x=O.O y=-I. I 
etch continue x=1.5 y=-1.1 
etch continue x=1.5 y=-2 
etch, done x=O y=-2 
Ccanrr~ent Deposit the rest  of the CLSM; region (contact via) 
etch. start -0.8 y=-2 
etch continue x=0.8 y=-0.75 
etch continue x=1.8 y=-0.75 
etch done x=1.8 y=-2 
deposit silicon thick=0.35 spaces=7 boron=lel9 conc 
etch silicon start x=O y=-1 
etch continue x=0.7 y=-I 
etch continue x=0.7 y=-1.1 
etch continue x=1.5 y=-1.1 
e.tch continue x=1 . S  y=-2 
etch done x=O y=-2 
Cbment Simulate CLSEX; growth diffusion 
clif fuse time=40 tap950 inert 
Cment Save the structure to a file 
:;tructu outf=outl4.str3 
~ ~ e n t  etch off epi-cap oxide 
etch oxide start x=O.O y=-0.9 
etch continue x=0.5 y=-0.9 
etch continue x=0.5 y=-3 
etch done x=O.O y=-3 
Cement Perform base implant : 
implant boron dose=lel3 energy=130 pearson 
Conmat Form sidewall spacer before emitter implant 
deposit oxide thick=O. 01 spaces=l 
deposit nitride thick=0.15 spaces=6 
etch nitride dry thick=O. 15 
Cormtent use PR mask to protect base CLSM; contacts from emitter implants 
deposit photores thick=1.5 
etch photores start x=O,O y=-0.9 
etch continue x=0.7 y=-0.9 
etch continue x=0.7 y=-3.9 
etch done x=O.O y=-3.9 
Comment Perform emitter implant: 
inplant arsenic dose=lel6 energy=70 pearson 
etch photores all 
Comnent Perform dry etch to clear surface of any straggling uglies 
etch dry thick=O. 01 
Comment Perform epi-cap axide growth 
method erfc 
deposit oxide thick=0.001 spaces=l 
diffuse time=20 tap950 weto2 
Ccmunent Save the structure to a file after implant &rive aide 











oxide start x=O y=-0.8 
continue x=0.34 y=-0.8 
continue x=O.34 y=-2 
done x=O y=-2 
oxide start x=0.8 y=-I 
continue x=1.4 y=-I 
continue x=1.4 y=-2 
done x=0.8 y=-2 
Corturt(at deposit aluminum for ccmtacts 
deposit aluminum thick=O. 05 spaces=2 
Comment etch off aluminum in middle to delineate twr> distinct cantacts 




Cormlent Save the finished structure to a file 
stru.ctu outf=outl4,str5 
stru.ctu pisces=outl4.pis 
Appendix C - Final ELOBST-3 Process Sequence Run Sheet 
ELOBJT-3 - Process Flow Sheet 
Mask Set: JWSl - Process: ED:bjt/xjs2/flaw.l 
Wafer Set - JWS29 
Original: J. W. Siekkinen (11MAY92) 
w&er # ' s Date Step 
Completed 
1) STARTING MATERUIZ, 
* 3 inch ,-type ( ) ,,-,, Ohm-cm <loo> with flat on <110> 
# Date process flow started: -,,-,,--,,,--,,,-,,, 
# wafers:-,,-,,,,,,,--, 
2 ) CQLLEmOFt N+ IMPLANT 
* Implant Arsenic @ 25 keV, dose=lE14 a**-2 x--,-,,- 
# ~ f x l m  current:-----,-,-,-- 
* piranha clean X-----,-,,- 
3) FIELD THERMAL OXIDE 
* Cbridation in Tube 82 (Phos ) X,-,-, 
- 60 min wet oxidation @ 1100 C 
Field color: -,--,-,- / - ,,,,, ( 5400 ) 
4) SEX; SEED LITHOGRAFW 
* Use Mask #JWS1-3, darkEield: X---,------ 
# HMDS, AZ-1350J resist-spin: 30sec @ 4000 RPM 
# Softbake: ,-,,dn @ ,,-, C # Aligner: ,.,-,, 
# Mode: ,,,,,,,, mp: ---,set @ -----mW/cmk*2 
# Develop: ,,,,set, 1:l D1:AZ developer 
* BHF through field oxide: time: ,,,,,,,,,,, 
* 2xPirhanna clean (1:l H2S04:H202) X-,,---,,-- 
* BHF dip ,-,,set (,-,) individual rinse X-,-,, 
5) (XXmAL PEDESTAL s m I V E  EPITAXY 
- EPI PARAMETERS Target thichess: ,,,, microns 
# Date: ,,,,,,- Run:-,,,--,-, program:-,---,-,- 
# Bake: ,,,, rnin ,,,, H2, ,,-, DCS, ,,,, HC1; ,,,- C; ---- T 
# Etch: -,,-min ,,Hz, ,--- DCS, ---- HC1; -,,, C ; -,,- T 
# Grow: ,-,, min ,,,, H2, ---- DCS, --,, HC1; ,,,, C; ,,,, T 
# Epi Height: ...................... Qxide : ----,,-A 
6 ) CAVITY RXMATION 
* Oxidation in Tube #4 (H2 Burn a) 
- 15 min H2 bwn axidation @ 1000 C * a-Si LPCVD dep - 4000A 
, 
,,,, plin, ,,,seem siH4, ,-m, ,,-, C 
* Cbridation in Tube #4 (H2 Burn QK) - 15 m i n H 2  burn axidation@ 900 C 
Polyax color: -,,,,,,, / -,,,,,, (690 * L#M3 Nitride Deposition - 1500A 
7) QIEMICAL-MECHANICAL POLISH 
* RPM=,,,-,, Force=,,,--Us, Time=,,-,,min 
* Piranha Clean X --,---. ,--- 
8) CAVITY POLY DEFINITION 
* Use Mask #JWS1-2, lightfield: X-- - - - , - - - - 
# HMDS, ,---,, resist-spin: ,-,- sec 8 ,-,,--- 
# Softbdke: -,,- min @ ,--- C # Aligner: -,---,---- 
# W e :  ,,, mp: ,,,,set @ --,,-~/m**2 
# Revelop.: ,,,,set, ,:, DI:,-,,developer 
# Postbdke ,,min @ ,,,, c 
* RIE through nitride layer: X, , , - , .- , - , , 
# ,--- min ,,--, -,,W, ,-scm ,, m, color ,,,,,, 
* RIE thru oxide/poly layer, X-. -- - , - - - - , 
# -,,- min,Frll5, 75OW ,-, scm ,- m,color ----,- 
* r m v e  resist with ACE,ACE,ME;TH, DI, pirhanna (2:l) x,- 
9) EPI CAP OXIDE AND CAVITY SIDEWALL 
* Oxidation in Tube #4 (H2 Burn Ox) 
- 90 m i n  dry oxidation @ 1100 C 
- 25 min wet oxidation @ 1100 C 
# W d e  color: ,,,-,,,- 1 ,---,-, (2784) 
10 ) CLSEG VIA LITH-HY 
* Use Mask #JWSl-4, darkfield: 
# M S ,  ,,,,,, resist-spin: ,,,, sec @ ,,,-,,,. 
# Softbake: -,,, m i n  @ 87-,C # Aligner: --,---.,- 
# W e :  ,Exp:15.0sec@ mW/m**2 
# Develop: --,,sec, -,:-- DI:,,,,developer 
# P0s-e ,,,,,-,,,- 
11) CAVITY VIA E;TCH 
* RIE etch w/SF6 through top nitride: m i n  X-,---,-,,, 
* BHF dip --,,sec through thin oxide x , , , - , , , - , , 
* strip resist: ACE, Meth, pirharrna X,,-,-, 
* Oxidation in Tube #4 (H2 Burn Ox) x,-,, - 20 min dry oxidation @ 900 C 
* BHF dip 15,,sec through very thin oxide X,,-,---,-- 
* Wet etch with EDP @ 90C--8-12 min: X---------- 
* Piranha Clean x2 X- - , , -,  , , - - 
* BHF dip ----set (,---I, x,-,-,,---- 
* Forever rinse, careful blow-dry X,-,-, 
12 ) CLSEX; G R m  
- EPI PARAMEERS Target thichess : 8.0~ 
# Date:,,,, Run:,-,, Program:,,,,,---, 
# Bake: ,,,, min -,,, H2, ,,,, DCS, ,,,, HC1; ,,,- C; ---- T 
# fich:,-,,min ,,H2, ,,DCS, ,,HCl; -,,-C; -,--T 
# Grow:----& ,---H2, ,,,-mS, -,,,HCl; --,,C; ,,-, T 
# Grow:-,,,min -,,,Hz, --,,DCS, -,,-HCl; -,-,C; ,-,T 
13) EXCESS GR(Xt3-I REWVAL 
+ SF6 RIE @ 500W: -,_,_,,,,_min X---------- 
+ CMP: RPM= ,-, Force= lbs, The= ----- ~nin X---------- 
+ ACE, Meth, Piranha Clean X---,------ 
14) INTRINSIC BASE IMPLAWT 
+ Implant Boron @ 25 keV, dose=5E13 m++-2 X,--------- 
# Beax-n -ent: --,-------, uA 
+ piranha clean X- -, - - - - - - - - 
15) BASE OXIDE AND DRIVE 
+ aidation in Tube #4 (H2 Burn) 
- 15 min burn oxidation @ 1000 C 
# aide color: ---,/,,, ( 1275) 
16) BACKSIDE FMI 
+ AZ - resist-spin: ,,,,set @ ,,,,,,, f'rontl 
+ Postbake @ ,,-- c 
+ --,---min SF6 RIE to remove nitride/poly X---------- 
+ remove resist, piranha clean X-,-,,---,- 
17) EMITI'ER LITHCGRAPHY 
+ Use Mask #JWSl-6, darkfield: 
# m S ,  AZ --,,-,, resist-spin: ,,,, sec @ ,.-, 
# Sof-e: -,-- m i n  @ ,,,- C # Aligner: -,.-, 
# m e :  ----,--, , mp: ,- sec @ ,,,,, m/~11*+2 
# Develop: ,,,,set, -,:-, DI:,,,,developer 
# p0s-e --,- Inin @ ,--, C 
+ BHF etch to remcrve base oxide:, lnin X---------- 
+ remove resist, piranha clean X---------- 
18) EMITTER W U W T  
+ Implant Arsenic @ 25 keV, dose=3E15 &+-2 X---------- 
# Beax-n -ent:,-,,-,,, 
+ piranha clean X,,,,, 
19) EMITTER DRIVE-IN 
+ Oxidation in Tube #4 (H2 Bum) 
- 20 min wet oxidation @ 1000 C 
# W d e  color: ,,,,/,,,, ( 2700A) 
20 ) CONTACT LITHOGRAPHY (DO EXTRA EXPOSE WITH: #4 1 1 1 ) 
+ Use Mask #JWSl-7, darkfield: X-,-------- 
# m S ,  AZ----,-- resist-spin: -,-,set @ ,,,,--- 
# Softbake: -,-- m i n  @ -,,, C # Aligner: ------,--, 
# m e :  ----,,,-, Em: ,,,- sec @ --,-- W/~m++2 
# Develop: ----sec, ,-:, DI:,,,,developer 
# Postbdke ,-,,& @ ,,,- c
+ BHF etch thru base and emitter oxides:-,,-,,fin 
+ S-ip resist (ACE, Mew, Piranha) 
21) METAL LITHOGWPHY 
* Use Mask #JWSl-8, darkfield: 
# NO HMDS l l ! ! 1 
# --,,,-- resist-spin: ,,,, sec @ ------- 
# Softbake:15 min @ 85 C # Aligner: 
# Mode: St, w: ,,,,set @ -----nW/cm**2 
# Develop: ,,,,set, ,-:, D1:-,--developer 
* BHF dip 5sec 
- Do not look for dewet 
22) METAL DEPOSITION 
* Sputter deposit Al-l%Si 
- 40min, IOOwatts, BmTorr 
# Metal *chess: ,,,---,----,---, 
23) METAL LIETOFT 
* ACE in Glass beakers in Ultrasanic Cleaner X---------- 
- DI rinse 
24) METAL ANNEAL 
* Anneal in Tube #8 
- 20 m i n  N2 @ 415C (dial=400)1 
Appendix D - PISCES-IIb ELOBST-3 Input File 
Title Simulation of EUIBJT-3 collector-base capacitance 
Cment Easy method-block uniform doping densities 
mesh rect nx=64 ny=25 outfile=outl.msh 
,:.m n=l 1=0 
>:.in n=8 1=2 
>c.m n=16 1=4 
2r.m n=40 1=12 
>c.m n=64 1=15 
y . m  n=l 1=0 
y . m  n=8 1=0.4 
1r.m n=15 1=0.85 
!r.m n=25 1=3 r=1.15 
(hunent N+ CLSEG Base Region 
:region num=l ix.l=8 ix.h=40 iy.l=l iy.h=8 silicon 
Cement Intrinsic Base Region 
:region num=2 ix.l=40 ix.h=64 iy.l=l iy.h=15 silicon 
bmnent Collector Region 
:region num=3 ix.l=l ix.h=64 iy.l=15 iy.h=25 silicon 
Cement Cbride Regians 
:region nm=4 ix.l=l ix.h=40 iy.l=8 iy.h=15 oxide 
region nm=4 ix.l=l ix.h=8 iy.l=l iy.h=8 oxide 
Comment Assign electrodes 
elec nm=l ix.l=l ix.h=16 iy.l=l iy.h=l 
elec nm=2 ix.l=l ix.h=64 iy,l=25 iy.h=25 
~Canment Assign doping to region 
profile region=l n-type n,peak=lel8 uniform 
profile region=2 n-type n.peak=lel6 uniform 
profile region=3 p-type n.peak=7el5 uniform 
Comment solve reverse bias DC analysis at Vcb=0.3V reverse bias since 
symb newtan carr=2 
method rhsllorm xnorm autonr itlimit=70 
models temp=300 oonrnab 
log outf=outl.log 
solve init vl=0 v2=0 
&anent Plot the depletion region at 0 volts 
plot.2d crosses bound depl l,b=3 l.d=4 dev4100 
log acfile=outl.aclog 
solve vl=0 v2=0 elect=l ac freq=le5 vss=0.015 outf=outl.slva 
solve vl=0.1 v2=0 elect=l vstep=0.1 nsteps=18 ac freq=le5 vss=0.015 terminal: 
Cumtent Plot the depleticm region 
plot.2d crosses bound depl 1.3~3 l.d=4 dev=4100 
solve vl=2 v2=0 elect=l vstep=l nsteps=9 ac freq=le5 vss=0.015 terminal=l 
solve vl=12 v2=0 outf=outl.slvb 
ckxnment Plot the depletion region at 12 volts 
plot.2d crosses bound depl l.b=3 l.d=4 dev4100 
solve vl=12 v2=0 ac freq=le3 fstep=lO mult nfst=4 vss=0.015 terminal=l 
end 
